

Transparent BIST for RAMs

Jin-Fu Li

Advanced Reliable Systems (ARES) Lab.

Department of Electrical Engineering

National Central University

Jhongli, Taiwan

Outline

- Introduction
- Concept of Transparent Test
- Transparent Test Techniques
- Conclusions


Reliability-Enhancement Techniques

- Fault-tolerant techniques are widely used to improve the reliability of systems
- All fault-tolerant techniques require redundancy
 - Redundancy is simply the addition of information, resources, or time beyond what is needed for normal system operation
- Types of redundancy
 - Hardware redundancy
 - Software redundancy
 - Information redundancy
 - Time redundancy

Memory Reliability-Enhancement Techniques

- Hardware redundancy
 - Built-in self-repair technique
- Error correction code
 - Use information redundancy to protect stored data from soft error
- Periodic transparent testing
 - Periodically apply tests to detect hard faults manifested by latent faults

Typical Error-Correction-Code Scheme




Hamming Error-Correction Code

- The Hamming single error-correction code uses c parity check bits to protect k bits of information. The relationship between the values of c and k is
 - $2^c \geq c + k + 1$
- Suppose that there are four information bits (d_3, d_2, d_1, d_0) and, as a result, three parity check bits (c_1, c_2, c_3). The bits are partitioned into groups as (d_3, d_1, d_0, c_1), (d_3, d_2, d_0, c_2), and (d_3, d_2, d_1, c_3). Each check bit is specified to set the parity of its respective group, i.e.,
$$\begin{aligned}c_1 &= d_3 + d_1 + d_0 \\c_2 &= d_3 + d_2 + d_0 \\c_3 &= d_3 + d_2 + d_1\end{aligned}$$

What is Transparent Test?

- Transparent testing
 - Leave the original content of the circuit under test unchanged after the testing is completed if no faults are presented
- Features
 - Ensure the reliability of stored data throughout its life time
 - Provide better fault coverage than non-transparent testing for unmodeled faults
- Limitation
 - Must be performed while systems are idle

Principle of Transparent Testing



1. Read (CONTENT), take signature $S(\text{CONTENT})$
2. Read (CONTENT), Write $(\text{CONTENT} \cdot \text{XOR} \cdot \text{TP}) = \text{NEW_CONTENT}$
3. Read (NEW_CONTENT), take new signature $S(\text{NEW_CONTENT})$
4. Write $(\text{NEW_CONTENT} \cdot \text{XOR} \cdot \text{TP})$

$$\text{NEW_CONTENT} \cdot \text{XOR} \cdot \text{TP} = \text{CONTENT} \cdot \text{XOR} \cdot \text{TP} \cdot \text{XOR} \cdot \text{TP} = \text{CONTENT}$$

$$S(\text{NEW_CONTENT}) = S(\text{CONTENT} \cdot \text{XOR} \cdot \text{TP}) = S(\text{CONTENT}) \cdot \text{XOR} \cdot S(\text{TP})$$

Issues of Transparent Testing

- Test interrupts
 - In comparison with manufacturing testing, one special issue of transparent testing is that the transparent testing process may be interrupted
- Aliasing
 - If a transparent built-in self-test scheme is considered, the signature generation typically is done by a MISR
- Fault location
 - If a fault is detected, it is very difficult to locate the fault


A Typical Transparent March Test

- A typical transparent March test consists of two-phase tests
 - Signature-prediction test
 - Transparent March test
- Types of transparent test schemes
 - Transparent March tests
 - Symmetric transparent March tests
 - Combination of Transparent March tests and ECCs

Notation

- In a test algorithm
 - D denotes the initial content of a cell or a word for bit-oriented or word-oriented memories
 - D_a is data of the bit-wise XOR operation on D and a
 - $\uparrow (\downarrow)$ represents the ascending (descending) address sequence
 - \Updownarrow denotes either ascending or descending address sequence
 - wX denotes a write X operation
 - rX denotes a read operation with expect data X

A Typical Transformation Method



[M. Nicolaidis, IEEE TC, 1996]

An Example

- Consider the March C- test:
 - $\{\uparrow\downarrow(w0); \uparrow\uparrow(r0, w1); \uparrow\uparrow(r1, w0); \downarrow\downarrow(r1, w0); \downarrow\downarrow(r0, w1); \uparrow\downarrow(r0)\}$
- After Step 1 transformation:
 - $\{\uparrow\uparrow(r0, w1); \uparrow\uparrow(r1, w0); \downarrow\downarrow(r1, w0); \downarrow\downarrow(r0, w1); \uparrow\downarrow(r0)\}$
- After Step 2 transformation:
 - $\{\uparrow\uparrow(rD_a, wD_a^-); \uparrow\uparrow(rD_a^-, wD_a); \downarrow\downarrow(rD_a, wD_a^-); \downarrow\downarrow(rD_a^-, wD_a); \uparrow\downarrow(rD_a)\}$
- The content of memory cell after the last operation is the same as the initial state. Step 3 is omitted.
- Thus, the transparent March C- test is follows:
 - $\{\uparrow\uparrow(rD_a, wD_a^-); \uparrow\uparrow(rD_a^-, wD_a); \downarrow\downarrow(rD_a, wD_a^-); \downarrow\downarrow(rD_a^-, wD_a); \uparrow\downarrow(rD_a)\}$
- Remove the Write operations. The signature prediction algorithm is as follows:
 - $\{\uparrow\uparrow(rD_a); \uparrow\uparrow(rD_a^-); \downarrow\downarrow(rD_a); \downarrow\downarrow(rD_a^-); \uparrow\downarrow(rD_a)\}$


Word-Oriented Transparent Tests

- Word-oriented transparent test can be obtained
 - By applying the transformation rules to all the bits of each word [Nicolaidis, ITC92].
- E.g., a word-oriented March C- for 4-bit words
 - T1: $\{\updownarrow (w0000); \uparrow (r0000, w1111); \uparrow (r1111, w0000); \downarrow (r1111, w0000);$
 $\downarrow (r0000, w1111); \updownarrow (r0000)\}$
 - T2: $\{\updownarrow (w0101); \uparrow (r0101, w1010); \uparrow (r1010, w0101); \downarrow (r0101, w1010);$
 $\downarrow (r1010, w0101); \updownarrow (r0101)\}$
 - T3: $\{\updownarrow (w0011); \uparrow (r0011, w1100); \uparrow (r1100, w0011); \downarrow (r0011, w1100);$
 $\downarrow (r1100, w0011); \updownarrow (r0011)\}$
- Thus, the transparent word-oriented March C-
 - T1': $\{\uparrow (rD_{a0}, wD_{a0}^-); \uparrow (rD_{a0}^-, wD_{a0}); \downarrow (rD_{a0}, wD_{a0}^-); \downarrow (rD_{a0}^-, wD_{a0}); \updownarrow (rD_{a0}, wD_{a1})\}$
 - T2': $\{\uparrow (rD_{a1}, wD_{a1}^-); \uparrow (rD_{a1}^-, wD_{a1}); \downarrow (rD_{a1}, wD_{a1}^-); \downarrow (rD_{a1}^-, wD_{a1}); \updownarrow (rD_{a1}, wD_{a2})\}$
 - T3': $\{\uparrow (rD_{a2}, wD_{a2}^-); \uparrow (rD_{a2}^-, wD_{a2}); \downarrow (rD_{a2}, wD_{a2}^-); \downarrow (rD_{a2}^-, wD_{a2}); \updownarrow (rD_{a2}, wD_{a0})\}$

Problem

- Transparent tests are usually applied in the idle state of systems or components
- Reducing the test time is very important
 - Avoiding the interrupt of testing
- However, conventional transparent word-oriented march tests are directly obtained
 - By executing the corresponding bit-oriented march test on each bit of word
- Thus, conventional transformation does not generate a time-efficiency word-oriented march test

Efficient Word-Oriented Transparent Tests



Source: J.-F. Li, IEEE TCAD, 2007 (accepted)

Example

- Consider a bit-oriented March U [15]
 - $\{\uparrow\downarrow(w0); \uparrow\uparrow(r0, w1, r1, w0); \uparrow\uparrow(r0, w1); \downarrow\downarrow(r1, w0, r0, w1); \downarrow\downarrow(r1, w0)\}$
- Then, the solid March U (SBMarch U) is as follows
 - $\{\uparrow\downarrow(w\vec{0}); \uparrow\uparrow(r\vec{0}, w\vec{1}, r\vec{1}, w\vec{0}); \uparrow\uparrow(r\vec{0}, w\vec{1}); \downarrow\downarrow(r\vec{1}, w\vec{0}, r\vec{0}, w\vec{1}); \downarrow\downarrow(r\vec{1}, w\vec{0})\}$
 - where $\vec{0}$ and $\vec{1}$ denote all-0 and all-1 data
- According to the transformation rules described above, the transparent SBMarch U (TSMarch U) is
 - $\{\uparrow\uparrow(rD_{a0}, wD_{\overline{a0}}, rD_{\overline{a0}}, wD_{a0}); \uparrow\uparrow(rD_{a0}, wD_{\overline{a0}}); \downarrow\downarrow(rD_{\overline{a0}}, wD_{a0}, rD_{a0}, wD_{\overline{a0}}); \downarrow\downarrow(rD_{\overline{a0}}, wD_{a0})\}$
 - where $a0$ denotes all-0 data
- The last operation of TSMarch U is wD_{a0}
 - ATMarch— $\uparrow\downarrow(rD_{a_0}, wD_{a_1}, wD_{\overline{a_1}}, rD_{\overline{a_1}}, wD_{a_1}, rD_{a_1}, wD_{a_2}, wD_{\overline{a_2}}, rD_{\overline{a_2}}, wD_{a_2}, rD_{a_2}, wD_{a_3}, wD_{\overline{a_3}}, rD_{\overline{a_3}}, wD_{a_3}, rD_{a_3}, wD_{a_0})$

Symmetric Transparent Tests

- Feature
 - The symmetric transparent test method take advantage of the symmetric characteristic of a signature analyzer to eliminate the signature prediction phase
- Symmetric characteristic of a signature analyzer
 - Let $\text{sig}(z, S, h)=u$ denote a serial signature analyzer which has an initial state S , a feedback polynomial h , a data string for analysis z , and the corresponding signature u . Then we can obtain $\text{sig}(z^*, u^*, h^*)=S^*$, where z^* , u^* , h^* , and S^* denote the reverse of z , u , h , and S , respectively [V. N. Yarmolik and S. Hellebrand, DATE99]

An Example

- A $2n$ -bit data string $Z=(x_{2n-1}x_{2n-2}\dots x_nx_{n-1}\dots x_1x_0)$ is called a symmetric data string if
 - $x_{n-1} = x_n, x_{n-2} = x_{n+1}, \dots, x_1 = x_{2n-2}, x_0 = x_{2n-1}$
 - or $\overline{x_{n-1}} = \overline{x_n}, \overline{x_{n-2}} = \overline{x_{n+1}}, \dots, \overline{x_1} = \overline{x_{2n-2}}, \overline{x_0} = \overline{x_{2n-1}}$
- Consider a symmetric data string $Z=(zz^*)$. Assume that a reconfigurable signature analyzer $sig(-, \mathbf{0}, h)$ is used to analyze the symmetric data string Z
 - Step 1: z is analyzed and $sig(z, \mathbf{0}, h)=u$
 - Step 2: analyzer is configured as $sig(-, u^*, h^*)$
 - Step 3: z^* is analyzed and $sig(z^*, u^*, h^*)=\mathbf{0}^*=\mathbf{0}$

Symmetric Transparent March Tests

- A transparent March test is a symmetric transparent March test if the read data of the Read operations of the transparent March test is a symmetric data string Z
- For example, consider the March test MATS+
 - $\{\uparrow\downarrow(w0); \uparrow\uparrow(r0, w1); \downarrow\downarrow(r1, w0)\}$
- It can be transformed to a transparent March test
 - $\{\uparrow\uparrow(rD_{a_0}, wD_{a_0}^-); \downarrow\downarrow(rD_{a_0}^-, wD_{a_0})\}$
 - The read data can be expressed as $Z=(z, z^{*c})$


Limitations

- Symmetric transparent March tests have two major limitations
 - Fault masking effect
 - Test interrupts cause the symmetric characteristic to be invalid
- Consider a 4-bit memory with initial content $(d_0d_1d_2d_3)=(0100)$. Assume that the memory has an idempotent coupling fault in which the aggressor and victim are at d_0 and d_1 . Also, the value of the victim is forced to 0 while the aggressor has a 0 to 1 transition


Fault Masking Effect

- Assume that the symmetric transparent MATS+ is used to test a 4-bit memory with a CFid

- Transparent MATS+: $\{\uparrow\uparrow (rD_{a_0}, wD_{a_0}^-); \downarrow\downarrow (rD_{a_0}^-, wD_{a_0})\}$



Transparent Test Scheme for a RAM with ECC



Read: Read the data D at DO; Check if $\text{Code_Gen}(D)=C$

Write: Write the data D' . XOR. TP

Source: J.-F. Li, IEEE TCAD, 2007 (accepted)

Features

- No signature prediction phase is needed. This shortens the testing time such that the probability of an interruption is reduced
- Really restoring the original content of the memory under test is achieved if the number of faulty bits of a word is less than the correction capability of the applied ECC
- It can locate the faulty bit of the faulty word by the checking response. The fault location capability is also related to the correction capability of the applied ECC

Example

- Consider a 3x4-bit memory with Hamming ECC. Also, the transparent March MATS+ is used to test the memory
- Transparent March MATS+: $\{\uparrow\uparrow (rD_{a_0}, wD_{a_0}); \downarrow\downarrow (rD_{a_0}, wD_{a_0})\}$
- Assume that d_2 of the first word has a stuck-at-0 fault

	d_3	d_2	d_1	d_0	h_2	h_1	h_0
W_0	1	0	0	1	1	0	0
W_1	1	1	1	0	1	0	0
W_2	1	0	1	0	0	1	0

	d_3	d_2	d_1	d_0	h_2	h_1	h_0
W_0	0	0	1	0	0	1	1
W_1	0	0	0	1	0	1	1
W_2	0	1	0	1	1	0	1

	d_3	d_2	d_1	d_0	h_2	h_1	h_0
W_0	1	0	0	1	1	0	0
W_1	1	1	1	0	1	0	0
W_2	1	0	1	0	0	1	0

$$h_0 = d_3 + d_1 + d_0$$

$$h_1 = d_3 + d_2 + d_0$$

$$h_2 = d_3 + d_2 + d_1$$

Conclusions

- With the advent CMOS technology, enhancing the reliability of an integrated circuit becomes one major challenge
 - Effective and efficient reliability-enhancement techniques must be developed
- Various transparent test techniques have been presented

References

1. M. Nicolaidis, “Theory of transparent BIST for RAMs,” *IEEE Trans. on Computers*, vol. 45, no. 10, pp. 1141–1156, Oct. 1996.
2. V. N. Yarmolik and S. Hellebrand, “Symmetric transparent BIST for RAMs,” in *Proc. Conf. Design, Automation, and Test in Europe (DATE)*, 1999, pp. 702–707.
3. J.-F. Li, “Transparent test methodologies for random access memories with/without ECC,” *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, no. 10, pp. 1888–1893, Oct. 2007.