Chapter 1 VLSI Design Methods

Jin-Fu Li

Advanced Reliable Systems (ARES) Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan

Outline

□ Introduction

- **UVLSI** Design Flows & Design Verification
- **VLSI** Design Styles
- System-on-Chip Design Methodology

Complexity & Productivity Growth of ICs

- Complexity grows 58%/yr (doubles every 18 mos)
- Productivity grows 21%/yr (doubles every $3^{1}/_{2}$ yrs) unless methodology is updated



Complexity and Productivity Growth

VLSI Design Methodologies

Design methodology
 Process for creating a design
 Methodology goals
 Design cycle

Complexity

- Performance
- Reuse
- Reliability



[M. M. Vai, VLSI design]

System to Silicon Design



[Source: MITRE]

Y-Chart



VLSI Design Flow



Advanced Reliable Systems (ARES) Lab.

Behavioral Synthesis & RTL Synthesis



Advanced Reliable Systems (ARES) Lab.

Behavioral Synthesis (Resource Allocation)

□ Source code defines the functionality

y_real := a_real * b_real - a_imag * b_imag

y_imag := a_real * b_imag + a_imag * b_real

- □ Constraints allow designer to explore different architectures, trading off speed vs. area
- □ Two possible implementations for a complex multiplier:



Behavioral Synthesis (Retiming)

- □ Allows designer to trade off latency for throughput by adding and moving registers in order to meet timing constraints
- Specification needs to include registers at *functional* boundaries, without regard to register-to-register timing: software takes care of optimizing register placement



Verification

 \Box The four representations of the design

- Behavioral, RTL, gate level, and layout
- □ In mapping the design from one phase to another, it is likely that some errors are produced

Caused by the CAD tools or human mishandling of the tools

- Usually, *simulation* is used for verification, although more recently, *formal verification* has been gaining in importance
- Two types of simulations are used to verify the design
 Functional simulation & timing simulation

DFT Flow



Design Styles – *Full Custom*





Design Styles – *Programmable Logic Array*



Advanced Reliable Systems (ARES) Lab.

Design Styles – *Gate Array*



Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

□ Xilinx SRAM-based FPGA



□ Xilinx XC4000 Configurable logic block



SRAM-based programmable switch





Jin-Fu Li, EE, NCU

Logic array block



Standard-Cell Design Styles



Advanced Reliable Systems (ARES) Lab.

Standard-Cell Design Styles

Design entry

Enter the design into an ASIC design system, either using a hardware description language (HDL) or schematic entry

An example of Verilog HDL



Design Styles – *Comparison*

Design Styles	Advantages	Disadvantages
Full-custom	 Compact designs; Improved electrical characteristics; 	 Very time consuming; More error prone;
Semi-custom	-Well-tested standard cells which can be shared between users; -Good for bottom-up design;	 -Can be time consuming to built-up standard cells; -Expensive in the short term but cheaper in long-term costs;
FPGA	-Fast implementation; -Easy updates;	-Can be wasteful of space and pin connections; -Relatively expensive in large volumes;

Advanced Reliable Systems (ARES) Lab.

Emergence of SOC Idea

□ Motivation:

- Transistor density
- Moor's law
- Integration with analog parts
 - AMS specification, synthesis, simulation
- SoC Design Methodology and Tools
 - Filling the Gap through
 - Reuse
 - Design Automation
 - System Specification Methodology



The design productivity cycle

Source: Synopsys

What's a System?



[Source: M. Gudarzi]

Jin-Fu Li, EE, NCU

What's a System?

Customer's view: System = User/Customer-specified functionality + requirements in terms of: Cost, Speed, Power, Dimensions, Weight, ...

Designer's view: System = HW components +SW modules

Hierarchical Design Flow for an System Chip



HDL's & SDL's: Requirements



HDL's & SDL's: Realization



HDL's & SDL's: Features

Any *SW-realizable algorithm* is *HW-realizable* as well.

□ Hardware Realization

- Speed
- Energy Efficiency
- Cost Efficiency (in high volumes)

- □ Software Realization
 - Flexibility
 - Ease of Development
 - Ease of Test and Debug
 - $\Box Cost = SW + Processor$

HW-SW Co-design

\Box How much SW + how much HW?

□ Objectives:

Power



Area

Memory space

Time-to-market

□ Implementation platform:

Collection of chips on a board (MCM)

...

HW/SW Co-Design Methodology

□Must architect hardware and software together:

- provide sufficient resources;
- avoid software bottlenecks.
- Can build pieces somewhat independently, but integration is major step.
- Also requires bottom-up feedback

HW/SW Co-design Main Topics





SOC Design Essentials

Realization strategy:

- Automated HW-SW Co-design + Reusable Cores
- Intellectual Property: IP Cores
- □IP Core Examples:
 - Processors: PowerPC, 680x0, ARM, ...
 - Controllers: PCI, ...
 - DSP Processors: TI
 - **—** ...
- □ IP Core Categories:
 - Soft Cores: HDL, SW/HW Cores
 - Firm Cores: Synthesized HDL
 - Hard Cores: Layout for a specific fabrication process

Trends and Challenges of SOC Designs

Technology trends

- 3D technology + System-in-package
- Architecture trends
 - Regular architectures, e.g., multi-core architecture
 - Network-on-chip communication
- Challenges
 - Power
 - Reliability
 - Yield
 - Design-for-manufacturability
 - **—** ...