Chapter 3 VLSI Subsystem Design

Jin-Fu Li

Advanced Reliable Systems (ARES) Laboratory Department of Electrical Engineering National Central University Jhongli, Taiwan

Outline

IntroductionDatapath OperatorsControl Structures



Categories of Components

Types of digital component

- Datapath operators
- Memory elements
- Control structures
- I/O cells
- □ Tradeoff of selection
 - Speed
 - Density
 - Programmability
 - Easy of design

etc

	Adder Truth Table								I
	С	А	В	A.B(<mark>G</mark>)	A+B(P)	A⊕B	SUM	CARRY	_
	0	0	0	0	0	0	0	0	'
	0	0	1	0	1	1	1	0	
	0	1	0	0	1	1	1	0	
	0	1	1	1	1	0	0	1	
	1	0	0	0	0	0	1	0	
	1	0	1	0	1	1	0	1	
	1	1	0	0	1	1	0	1	
	1	1	1	1	1	1	1	1	
Generate Signal G(A.B): occurs when a carry output (CARRY) is internally generated within the adder .									
Propagate Signal P(A+B): when it is true, the carry in signal C is passed SUM to the carry output (CARRY) when C is true									



SUM=A \oplus B \oplus C CARRY=AB+AC+BC

Single-bit schematic of SUM



Single-bit schematic of CARRY





Optimized combinational adder schematic

 $C_{i+1} = A_i B_i + A_i C_i + B_i C_i$ $S_i = (A_i + B_i + C_i) \cdot \overline{C}_{i+1} + A_i B_i C_i$



Symmetrical optimized combinational adder schematic



Datapath – *Bit-Parallel Adder*

Parallel adder implementations





Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

Datapath – *Bit-Parallel Adder*





Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

Datapath – *Bit-Serial Adder*



□ Objective

To avoid the linear growth of the carry delay, we use a Carry Look-Ahead Adder (CLA) in which the carries can be generated in parallel

Feature

- The Carry of each bit is generated from the propagate and the generate signals as well as the input carry
- The propagate and the generate signals are derived from the operand A_i and B_i by

$$G_i = A_i B_i$$
$$P_i = A_i + B_i$$





CLG1





Jin-Fu Li, EE, NCU

CLG4



Jin-Fu Li, EE, NCU

Manchester Carry Chain

$$C_{i+1} = G_i + P_i C_i$$
$$G_i = A_i \cdot B_i$$
$$P_i = A_i + B_i$$

Introduce the carry-kill bit $K_{i,}$ this term gets its name from the fact that if $K_i=1$, then $P_i=0$ and $G_i=0$, so that $C_{i+1}=0$; $K_i=1$ thus "kills" the carry-out bit.

 $K_i = \overline{A}_i \cdot \overline{B}_i$



Advanced Reliable Systems (ARES) Lab.

Manchester circuit styles



Extension to wide adders

If we use a brute-force approach for an 8-bit design, then the carry-out bit C_8 would have a term of the form

 $P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0 C_0$

Multilevel CLA networks can improve this problem





$$G_{[i'i+3]} = G_{i+3} + P_{i+3}G_{i+2} + P_{i+3}P_{i+2}G_{i+1} + P_{i+3}P_{i+2}P_{i+1}G_i$$
$$P_{[i'i+3]} = P_{i+3}P_{i+2}P_{i+1}P_i$$

Datapath – *Carry-Skip Adder*

A carry-skip adder is designed to speed up a wide adder by aiding the propagation of a carry bit around a portion of the entire adder.



Datapath – *Carry-Select Adder*



Datapath – Conditional-Sum Adder



Datapath – 8-bit Conditional-Sum Adder



Bit-level multiplier

a b	axb
0 0	0
0 1	0
1 0	0
1 1	1



Multiplication of two 4-bit words



Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

The product axb is given by the 8-bit result $p=p_7p_6p_5p_4p_3p_2p_1p_0$

The ith product term p_i can be expressed as

$$p_i = \sum_{i=j+k} a_j b_k + c_{i-1}$$

Alternate view of multiplication process

				a ₃ b ₃	a ₂ b ₂	a₁ b₁	a ₀ b ₀	
			-	(a ₃	a ₂	a ₁	a ₀)xb	₀ (axb ₀)2 ⁰
			(a ₃	a_2	a ₁	a ₀)xb ₁		(axb ₁)2 ¹
		(a ₃	a ₂	a ₁	$a_0)xb_2$			(axb ₂)2 ²
	(a ₃	a ₂	a ₁	a ₀)xb	93			(axb ₃)2 ³
p ₇	p ₆	р ₅	p ₄	p ₃	p ₂	p ₁	p ₀	

Advanced Reliable Systems (ARES) Lab.

Using a product register for multiplication



Shift-right multiplication sequence



Advanced Reliable Systems (ARES) Lab.

Datapath – *Register-Based Multiplier*



Advanced Reliable Systems (ARES) Lab.

Datapath – Array Multipliers

Consider two unsigned binary integers X and Y

$$X = \sum_{i=0}^{n-1} X_i 2^i \qquad Y = \sum_{j=0}^{n-1} Y_j 2^j$$

$$P = X \times Y = \sum_{i=0}^{n-1} X_i 2^i \cdot \sum_{j=0}^{n-1} Y_j 2^j$$
$$= \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} (X_i Y_j) 2^{i+j}$$
$$= \sum_{k=0}^{n+n-1} P_k 2^k$$

Datapath – Array Multipliers



Datapath – Array Multipliers



Jin-Fu Li, EE, NCU

Datapath – Booth Multiplier

- Booth's algorithm takes advantages of the fact that an adder-substractor is nearly as fast and small as a simple adder
- Consider the two's complement representation of the multiplier y

 $y = -2^{n} y_{n} + 2^{n-1} y_{n-1} + 2^{n-2} y_{n-2} + \cdots$

□ The representation can be rewritten as

$$y = 2^{n}(y_{n-1} - y_{n}) + 2^{n-1}(y_{n-2} - y_{n-1}) + 2^{n-2}(y_{n-3} - y_{n-2}) + \cdots$$

Extract the first two terms

$$y = 2^{n}(y_{n-1} - y_{n}) + 2^{n-1}(y_{n-2} - y_{n-1})$$

The right-hand term can be used to add x to partial product

The left-hand term add 2x

Datapath – Booth Multiplier

Actions during Booth multiplication

<i>y</i> _{<i>i</i>} .	y_{i-1}	<i>y</i> _{<i>i</i>-2}	Operation
0	0	0	Add 0
0	0	1	Add x
0	1	0	Add x
0	1	1	Add 2x
1	0	0	Sub 2x
1	0	1	Sub x
1	1	0	Sub x
1	1	1	Add 0

For example, x=011001 (25₁₀), y=101110 (-18₁₀)

- 1. $y_1y_0y_{-1}=100$, so $P_1=P_0-2x.1=1111001110$
- 2. $y_3y_2y_1=111$, so $P_2=P_1+0.4=11111001110$
- 3. $y_5y_4y_3=101$, so $P_3=P_2-x.16=11000111110$

Datapath – *Booth Multiplier*

Structure of a Booth multiplier



Datapath – Wallace Tree Multiplier

□ A Wallace tree is a full adder tree structured specially for a quick addition of the partial products

Example

- A 16x16 Booth multiplier
- 8 partial products are generated
- Assume that all partial products are negative so all sign extension bits are 1's
- Sign extension correction vector is 1010101010101011



Datapath – *Wallace Tree Multiplier*

Wallace tree multiplication



Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

Datapath – *Wallace Tree Multiplier*



Datapath – Serial Multiplication

Serial multiplier



1. Require MN clock cycles to produce a product for an N-bit multiplier and a M-bit multiplicand

Datapath – Serial Multiplication

Serial/parallel multiplier



- 1. Require M+N clock cycles to produce a product for an N-bit multiplier and a M-bit multiplicand
- 2. The critical path consists of the adders

Control – FSM



Control – FSM

□ FSM design procedure

- Draw the state-transition diagram
- Check the state diagram
- Write state equations (Write HDL)
- □ An example of state-transition diagram



IDLE: (S1,S0)=(00) WAIT: (S1,S0)=(01) EXIT: (S1,S0)=(10) A: car-in C: change-ok R: rst

Control – FSM

Check the state-transition diagram

- Ensure all states are represented, including the IDLE state
- Check that the OR of all transitions leaving a state is TRUE. This is a simple method of determining that there is a way out of a state once entered.
- Verify that the pairwise XOR of all exit transitions is TRUE. This ensures that there are not conflicting conditions that would lead to more than one exittransition becoming active at any time.
- Insert loops into any state if it is not guaranteed to otherwise change on each cycle.
- Formal FSM verification method
 - Perform conformance checking

Control – Verilog Coding Style for FSMs

module toll_booth(clk,rst,car_in,change_ok,green); EXIT: if (car in==1'1) begin clk.rst.car in.change ok: input output green; reg[1:0] state_reg, next_state; end else begin parameter IDLE = $2^{\circ}b00$; parameter WAIT = 2'b01; parameter EXIT = 2'b11: end always @(posedge clk or posedge rst) begin default: begin If (rst==1'b1) state req<=IDLE; else state reg<=next state; end always @(state reg or car in or change ok) endcase begin end case(state reg): endmodule IDLE: if (car in==1'1) begin next state=WAIT; areen=1'b0; end else begin next_state=IDEL; end WAIT: if (change==1'b1) begin next state=EXIT; green=1'b1; end else begin next state=WAIT; green=1'b0: end

next state=EXIT;

next state=IDEL:

next state=IDLE;

areen=1'b1;

green=1'b0:

green=1'b0:

end

Control – PLA

Structure of a PLA



A PLA represents an expression of sum-of-product (SOP)

$$f_{i} = \sum_{i} m_{i}(a, b, c, d)$$
$$f_{1} = \overline{a} \cdot \overline{b} \cdot c \cdot \overline{d} + \overline{a} \cdot b \cdot c \cdot \overline{d} + a \cdot b \cdot c \cdot d$$

Advanced Reliable Systems (ARES) Lab.

Control – PLA

Fuse-programmable PLA



Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

Control – PLA

Logic gate diagram of a PLA



Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU