

# **<SOC Encounter>**

## **LAB**

Aug. 2008 TW  
Nov. 2010 CS  
Dec. 2011 CS  
Jul. 2012 CS & KT

## Cell-Based Training LAB

- After the synthesis, you should have files as follows:

LAB File List for Front-End Design		
Folder	Name	Description
MEM	<b>SRAM_SP_ADV.ps</b>	<b>Post script file</b>
	<b>SRAM_SP_ADV.spec</b>	<b>RAM specification</b>
	<b>SRAM_SP_ADV.v</b>	<b>Verilog model</b>
	<b>SRAM_SP_ADV.vclef</b>	<b>Physical geometry file</b>
	<b>SRAM_SP_ADV_ff_1.1_-40.0_syn.lib</b>	<b>Timing files for SOC encounter</b>
	<b>SRAM_SP_ADV_ff_1.1_.0_syn.lib</b>	
	<b>SRAM_SP_ADV_ss_0.9_125.0_syn.lib</b>	
	<b>SRAM_SP_ADV_tt_1.0_25.0_syn.lib</b>	
	<b>SRAM_SP_ADV_ff_1.1_-40.0_syn.db</b>	<b>Timing files for Design Compiler</b>
	<b>SRAM_SP_ADV_ff_1.1_.0_syn.db</b>	
	<b>SRAM_SP_ADV_ss_0.9_125.0_syn.db</b>	
	<b>SRAM_SP_ADV_tt_1.0_25.0_syn.db</b>	
RTL	<b>core.v top_lv_bisr.v lv*.v</b>	<b>Verilog netlist</b>
		<b>Test bench</b>
		<b>Signal configuration file</b>
		<b>Waveform aliasing file</b>
	<b>SRAM_SP_ADV.v</b>	<b>Verilog model</b>
GTL	<b>run.script</b>	<b>Synthesis script file</b>
	<b>core.v top_lv_bisr.v lv*.v</b>	<b>Verilog netlist</b>
	<b>.synopsys_dc.setup</b>	<b>Design compiler setup file</b>
		<b>Test bench</b>
	<b>core.sdc</b>	<b>Timing constraint file</b>
	<b>core.sdf</b>	<b>Gate-level timing file</b>
	<b>core.spf</b>	<b>Scan chain configuration</b>

### Cell-Based Training LAB

	<b>core.vg</b>	Gate-level netlist
<b>GTL/ SIMULATIO N</b>	<b>tsmc090.v</b>	Verilog model of standard cells
	<b>core.vg</b>	Gate-level netlist
	<b>core.sdf</b>	Gate-level timing file
	<b>SRAM_SP_ADV.v</b>	Verilog model
		Test bench

LAB File List for Back-End Design		
Folder	Name	Description
<b>SOC/lef</b>	<b>antenna.lef</b>	LEF file for antenna rules
	<b>tpzn90gv3_9lm.lef</b>	LEF file of IO PAD
	<b>tsmc090lk_9lm_2thick_tech.lef</b>	LEF file of standard cells
	<b>tsmc090nvt_macros.lef</b>	LEF file for antenna rules
<b>SOC/lib</b>	<b>fast.lib</b>	Fast timing library for standard cells
	<b>slow.lib</b>	Slow timing library for standard cells
	<b>typical.lib</b>	Common timing library for standard cells
	<b>tpzn90gv3bc.lib</b>	Fast timing library for IO PAD
	<b>tpzn90gv3tc.lib</b>	Common timing library for IO PAD
	<b>tpzn90gv3wc.lib</b>	Slow timing library for IO PAD
<b>SOC/ library.cl</b>	....	QX libraries
<b>SOC</b>	<b>addIoFiller.cmd</b>	Add IO filler script
	<b>addbonding_v3.6.pl</b>	Add bonding PAD script
	<b>icecaps.tch</b>	FireIce capacitance file
	<b>t90g_rcb.CapTbl</b>	Capacitance table
	<b>t90g_rct.CapTbl</b>	
	<b>t90g_rcw.CapTbl</b>	

### Cell-Based Training LAB

	<b>io.list</b>	IOPAD list file
<b>ADD_LVS</b>	<b>0.18um_Virtuoso4.4.tf</b>	Technology file
	<b>tsmc18_core.gds</b>	Layout of standard cells
	<b>tsmc18_io_final.gds3</b>	Layout of IO PADs
	<b>t18abs2lay.ile</b>	-
	<b>display.drf</b>	Display file for TSMC 18
	<b>T18drc_13a25a.drc</b>	DRC command file
<b>DRC</b>	<b>T18drc_13a25a.drc</b>	DRC command file
<b>LVS</b>	<b>Caliber-lvs-cur_soce</b>	LVS command file
	<b>tsmc18_lvs.spi</b>	SPICE model for standard cells
	<b>tsmc18_lvs.v</b>	Verilog model for standard cells
<b>POSIM</b>	<b>CHIP.cfg</b>	Nanosim configuration
	<b>CHIP.vec</b>	Po-sim Test pattern
<b>PATTERN_GEN</b>	-	-




Fig. LAB Folders

- Preparations before APR:
  - Goto [SOC]

- Copy <core.vg> and <core.sdc> from [GTL] to [SOC]
- Goto [SOC/lef]
- Copy <SRAM\_SP\_ADV.vclef> from [MEM] to [SOC/LEF]
- Goto [SOC/LIB]
- Copy <\*.lib> from [MEM] to [SOC/LIB]
- Edit the file <CHIP.vg> → chip-level netlist
- Edit the file <CHIP.sdc> → chip-level timing constraint file
- Edit the file <CHIP.ioc> → IO pad assignment
- Open <core.vg>, then save as <CHIP.vg>. Then, add the following content in the last of file:

TSMC 90: IO pad module names are as follow

input IO: PDIDGZ\_33

output IO: PDO24CDG\_33

|  
是英文

For example:

PDIDGZ\_33 PAD\_clk (.PAD(I\_clk), .C(clk));

//“I\_clk” is from external signal to IO PAD

//“clk” is from IO PAD to internal signal

PDO24CDG\_33 PAD\_out (.PAD(I\_out), .I(out));

//“I\_out” is from IO PAD to external signal

//“out” is from internal signal to IO PAD

**module CPU\_CHIP(**

**I\_clk,**

**I\_rst,**

**I\_control,**

**I\_memaddr,**

**I\_in,**

**O\_out,**

**I\_se,**

**I\_si,**

**I\_scantest,**

**O\_so,**

**I\_tpclk,**  
**I\_test\_si2,**  
**O\_test\_so2);**

**//INPUT 27; OUTPUT 10 (TOTAL:37)**  
**input [3:0] I\_control;**  
**input [7:0] I\_memaddr;**  
**input [7:0] I\_in;**  
**output [7:0] O\_out;**  
**input I\_clk, I\_rst, I\_se, I\_si, I\_scantest, I\_tpclk, I\_test\_si2;**  
**output O\_so, O\_test\_so2;**

**//INTERCONNECTIONS**  
**wire [3:0] control;**  
**wire [7:0] memaddr;**  
**wire [7:0] in;**  
**wire [7:0] out;**  
**wire clk, rst, se, si, scantest, tpclk, test\_si2;**  
**wire so, test\_so2;**

**//CORE: note that the reference module in the TOP MODULE should be**  
**//“CALL BY REFERENCE”**

**cpu cpu(**  
**.clk(clk),**  
**.rst(rst),**  
**.control(control),**  
**.memaddr(memaddr),**  
**.in(in),**  
**.out(out),**  
**.se(se),**  
**.si(si),**  
**.scantest(scantest),**  
**.so(so),**  
**.tpclk(tpclk),**  
**.test\_si2(test\_si2),**  
**.test\_so2(test\_so2)**  
**);**

<b>PDIDGZ_33</b>	<b>PAD_clk</b>	(.PAD(I_clk),	.C(clk)); //27 pads
<b>PDIDGZ_33</b>	<b>PAD_RST</b>	(.PAD(I_RST),	.C(RST));
<b>PDIDGZ_33</b>	<b>PAD_control0</b>	(.PAD(I_control[0]),	.C(control[0]));
<b>PDIDGZ_33</b>	<b>PAD_control1</b>	(.PAD(I_control[1]),	.C(control[1]));
<b>PDIDGZ_33</b>	<b>PAD_control2</b>	(.PAD(I_control[2]),	.C(control[2]));
<b>PDIDGZ_33</b>	<b>PAD_control3</b>	(.PAD(I_control[3]),	.C(control[3]));
<b>PDIDGZ_33</b>	<b>PAD_memaddr0</b>	(.PAD(I_memaddr[0]),	.C(memaddr[0]));
<b>PDIDGZ_33</b>	<b>PAD_memaddr1</b>	(.PAD(I_memaddr[1]),	.C(memaddr[1]));
<b>PDIDGZ_33</b>	<b>PAD_memaddr2</b>	(.PAD(I_memaddr[2]),	.C(memaddr[2]));
<b>PDIDGZ_33</b>	<b>PAD_memaddr3</b>	(.PAD(I_memaddr[3]),	.C(memaddr[3]));
<b>PDIDGZ_33</b>	<b>PAD_memaddr4</b>	(.PAD(I_memaddr[4]),	.C(memaddr[4]));
<b>PDIDGZ_33</b>	<b>PAD_memaddr5</b>	(.PAD(I_memaddr[5]),	.C(memaddr[5]));
<b>PDIDGZ_33</b>	<b>PAD_memaddr6</b>	(.PAD(I_memaddr[6]),	.C(memaddr[6]));
<b>PDIDGZ_33</b>	<b>PAD_memaddr7</b>	(.PAD(I_memaddr[7]),	.C(memaddr[7]));
<b>PDIDGZ_33</b>	<b>PAD_in0</b>	(.PAD(I_in[0]),	.C(in[0]));
<b>PDIDGZ_33</b>	<b>PAD_in1</b>	(.PAD(I_in[1]),	.C(in[1]));
<b>PDIDGZ_33</b>	<b>PAD_in2</b>	(.PAD(I_in[2]),	.C(in[2]));
<b>PDIDGZ_33</b>	<b>PAD_in3</b>	(.PAD(I_in[3]),	.C(in[3]));
<b>PDIDGZ_33</b>	<b>PAD_in4</b>	(.PAD(I_in[4]),	.C(in[4]));
<b>PDIDGZ_33</b>	<b>PAD_in5</b>	(.PAD(I_in[5]),	.C(in[5]));
<b>PDIDGZ_33</b>	<b>PAD_in6</b>	(.PAD(I_in[6]),	.C(in[6]));
<b>PDIDGZ_33</b>	<b>PAD_in7</b>	(.PAD(I_in[7]),	.C(in[7]));
<b>PDIDGZ_33</b>	<b>PAD_se</b>	(.PAD(I_se),	.C(se));
<b>PDIDGZ_33</b>	<b>PAD_si</b>	(.PAD(I_si),	.C(si));
<b>PDIDGZ_33</b>	<b>PAD_scantest</b>	(.PAD(I_scantest),	.C(scantest));
<b>PDIDGZ_33</b>	<b>PAD_tpclk</b>	(.PAD(I_tpclk),	.C(tpclk));
<b>PDIDGZ_33</b>	<b>PAD_test_si2</b>	(.PAD(I_test_si2),	.C(test_si2));
<b>PDO24CDG_33</b>	<b>PAD_out0</b>	(.PAD(O_out[0]),	.I(out[0])); //10 pads
<b>PDO24CDG_33</b>	<b>PAD_out1</b>	(.PAD(O_out[1]),	.I(out[1]));
<b>PDO24CDG_33</b>	<b>PAD_out2</b>	(.PAD(O_out[2]),	.I(out[2]));
<b>PDO24CDG_33</b>	<b>PAD_out3</b>	(.PAD(O_out[3]),	.I(out[3]));
<b>PDO24CDG_33</b>	<b>PAD_out4</b>	(.PAD(O_out[4]),	.I(out[4]));
<b>PDO24CDG_33</b>	<b>PAD_out5</b>	(.PAD(O_out[5]),	.I(out[5]));
<b>PDO24CDG_33</b>	<b>PAD_out6</b>	(.PAD(O_out[6]),	.I(out[6]));
<b>PDO24CDG_33</b>	<b>PAD_out7</b>	(.PAD(O_out[7]),	.I(out[7]));

---

PDO24CDG_33 PAD_so	(.PAD(O_so),	.I(so));
PDO24CDG_33 PAD_test_so2	(.PAD(O_test_so2),	.I(test_so2));

---

**endmodule**

- Open <cpu.sdc>, then save as <CHIP.sdc>. Then, modify it as follows:

---

---

```
# Created by Design Compiler write_sdc on Sun Jul 20 17:09:22 2008

#####
set sdc_version 1.4
current_design CPU_CHIP
create_clock [get_pins {PAD_clk/C}] -name CLK1 -period 20 -waveform {0 10}

set_false_path -from [get_ports {I_rst}]

set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_scantest}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_si}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_se}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_in[0]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_in[1]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_in[2]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_in[3]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_in[4]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_in[5]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_in[6]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_in[7]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_memaddr[0]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_memaddr[1]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_memaddr[2]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_memaddr[3]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_memaddr[4]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_memaddr[5]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_memaddr[6]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_memaddr[7]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_control[0]}]
```

**Cell-Based Training LAB**

```
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_control[1]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_control[2]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_control[3]}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_RST}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_clk}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_tpclk}]
set_input_delay 0.34 -clock [get_clocks {CLK1}] [get_ports {I_test_si2}]

set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_so}]
set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_out[0]}]
set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_out[1]}]
set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_out[2]}]
set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_out[3]}]
set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_out[4]}]
set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_out[5]}]
set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_out[6]}]
set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_out[7]}]
set_output_delay 1.6 -clock [get_clocks {CLK1}] [get_ports {O_test_so2}]

set_drive 0.288001 [get_ports {I_clk}]
set_drive 0.288001 [get_ports {I_RST}]
set_drive 0.288001 [get_ports {I_control[3]}]
set_drive 0.288001 [get_ports {I_control[2]}]
set_drive 0.288001 [get_ports {I_control[1]}]
set_drive 0.288001 [get_ports {I_control[0]}]
set_drive 0.288001 [get_ports {I_memaddr[7]}]
set_drive 0.288001 [get_ports {I_memaddr[6]}]
set_drive 0.288001 [get_ports {I_memaddr[5]}]
set_drive 0.288001 [get_ports {I_memaddr[4]}]
set_drive 0.288001 [get_ports {I_memaddr[3]}]
set_drive 0.288001 [get_ports {I_memaddr[2]}]
set_drive 0.288001 [get_ports {I_memaddr[1]}]
set_drive 0.288001 [get_ports {I_memaddr[0]}]
set_drive 0.288001 [get_ports {I_in[7]}]
set_drive 0.288001 [get_ports {I_in[6]}]
set_drive 0.288001 [get_ports {I_in[5]}]
set_drive 0.288001 [get_ports {I_in[4]}]
```

```
set_drive 0.288001 [get_ports {I_in[3]}]
set_drive 0.288001 [get_ports {I_in[2]}]
set_drive 0.288001 [get_ports {I_in[1]}]
set_drive 0.288001 [get_ports {I_in[0]}]
set_drive 0.288001 [get_ports {I_se}]
set_drive 0.288001 [get_ports {I_si}]
set_drive 0.288001 [get_ports {I_scantest}]
set_drive 0.288001 [get_ports {I_tpclk}]
set_drive 0.288001 [get_ports {I_test_si2}]

set_load -pin_load 0.06553 [get_ports {O_out[7]}]
set_load -pin_load 0.06553 [get_ports {O_out[6]}]
set_load -pin_load 0.06553 [get_ports {O_out[5]}]
set_load -pin_load 0.06553 [get_ports {O_out[4]}]
set_load -pin_load 0.06553 [get_ports {O_out[3]}]
set_load -pin_load 0.06553 [get_ports {O_out[2]}]
set_load -pin_load 0.06553 [get_ports {O_out[1]}]
set_load -pin_load 0.06553 [get_ports {O_out[0]}]
set_load -pin_load 0.06553 [get_ports {O_so}]
set_load -pin_load 0.06553 [get_ports {O_test_so2}]
```

- Why the modification?
  - ◆ A clock source CLK1 is declared representing the external tester clock
  - ◆ Only the input delay, input drive, output delay, and output load are remained, since other settings (i.e. wire load model) will be ignored in the SOC Encounter.

- Edit <CHIP.ioc> as follows: (Here a 48-pin package is assumed)

**Version: 1**

<b>Pad: CORNER0</b>	<b>NW</b>	<b>PCORNERDG</b>
<b>Pad: PAD_clk</b>	<b>N</b>	
<b>Pad: PAD_rst</b>	<b>N</b>	
<b>Pad: PAD_CoreVDD1</b>	<b>N</b>	<b>PVDD1DGZ_33</b>
<b>Pad: PAD_CoreVSS1</b>	<b>N</b>	<b>PVSS1DGZ_33</b>
<b>Pad: PAD_control0</b>	<b>N</b>	
<b>Pad: PAD_control1</b>	<b>N</b>	
<b>Pad: PAD_control2</b>	<b>N</b>	
<b>Pad: PAD_control3</b>	<b>N</b>	

<b>Pad: PAD_memaddr0</b>	N	
<b>Pad: PAD_IOVDD1</b>	N	<b>PVDD2DGZ_33</b>
<b>Pad: PAD_memaddr1</b>	N	
<b>Pad: PAD_memaddr2</b>	N	
<b>Pad: CORNER1</b>	NE	<b>PCORNERDG</b>
<b>Pad: PAD_memaddr3</b>	E	
<b>Pad: PAD_memaddr4</b>	E	
<b>Pad: PAD_CoreVDD2</b>	E	<b>PVDD1DGZ_33</b>
<b>Pad: PAD_CoreVSS2</b>	E	<b>PVSS1DGZ_33</b>
<b>Pad: PAD_memaddr5</b>	E	
<b>Pad: PAD_memaddr6</b>	E	
<b>Pad: PAD_memaddr7</b>	E	
<b>Pad: PAD_in0</b>	E	
<b>Pad: PAD_in1</b>	E	
<b>Pad: PAD_IOVSS1</b>	E	<b>PVSS2DGZ_33</b>
<b>Pad: PAD_in2</b>	E	
<b>Pad: PAD_in3</b>	E	
<b>Pad: CORNER2</b>	SE	<b>PCORNERDG</b>
<b>Pad: PAD_in4</b>	S	
<b>Pad: PAD_in5</b>	S	
<b>Pad: PAD_CoreVDD3</b>	S	<b>PVDD1DGZ_33</b>
<b>Pad: PAD_CoreVSS3</b>	S	<b>PVSS1DGZ_33</b>
<b>Pad: PAD_in6</b>	S	
<b>Pad: PAD_in7</b>	S	
<b>Pad: PAD_se</b>	S	
<b>Pad: PAD_si</b>	S	
<b>Pad: PAD_scantest</b>	S	
<b>Pad: PAD_IOVDD2</b>	S	<b>PVDD2DGZ_33</b>
<b>Pad: PAD_tpclk</b>	S	
<b>Pad: PAD_test_si2</b>	S	
<b>Pad: CORNER3</b>	SW	<b>PCORNERDG</b>
<b>Pad: PAD_out0</b>	W	
<b>Pad: PAD_out1</b>	W	
<b>Pad: PAD_CoreVDD4</b>	W	<b>PVDD1DGZ_33</b>

<b>Pad: PAD_out2</b>	<b>W</b>
<b>Pad: PAD_out3</b>	<b>W</b>
<b>Pad: PAD_out4</b>	<b>W</b>
<b>Pad: PAD_out5</b>	<b>W</b>
<b>Pad: PAD_out6</b>	<b>W</b>
<b>Pad: PAD_out7</b>	<b>W</b>
<b>Pad: PAD_IOVSS2</b>	<b>W PVSS2DGZ_33</b>
<b>Pad: PAD_so</b>	<b>W</b>
<b>Pad: PAD_test_so2</b>	<b>W</b>

### **Placement and Routing Using <SOC Encounter>**

- File preparations:
  - CPU\_CHIP.vg – gate-level netlist (i.e. from Design Compiler)
  - CHIP.sdc – definitions of I/O driving, delays, and loadings, ...etc (i.e. from Design Compiler, needed to be modified)
  - CHIP.ioc – rearrangement of I/O positions (i.e. user edit)
  - Folder “lib” – library files of the memory, standard cells, and PADs, which define the electronic parameters of the cells (i.e. from Artisan and CIC Design Kit)
  - Folder “lef” – LEF files of the memory, standard cells, which define the technology design rules for P&R (i.e. from Artisan and CIC Design Kit. If you have full-custom design, its lef file is generated by Abstractor)
  - Folder “library.cl” – QX library (i.e. from CIC Design Kit)
  - Others: tsmc018.capTbl (capacitance values for timing evaluation), icecaps\_5lm.tch (QX technology file), addIoFiller.cmd (IO filler execution file), addbonding.pl (bonding PAD execution file), ioPad.list (i.e. from CIC Design Kit), streamOut.map (i.e. user edit)

## Cell-Based Training LAB




Fig. LIB and LEF files

- encounter (In the “ SOC/ ” folder)
- Design → Import Design
  - <Basic> Tag
  - Files: CPU\_CHIP.vg
  - Top Cell: CPU\_CHIP (By User)
  - LEF Files:
    - ◆ select the following files and press “Add” button (In “ SOC/lef/ ”)
      - tsmc090lk\_9lm\_2thick\_tech.lef (should be selected first)
        - tsmc090lk\_9lm\_2thick\_tech.lef
        - tsmc090nvt\_macros.lef
      - tpzn90gv3\_9lm.lef
        - tpzn90gv3\_9lm.lef
        - antenna.lef
      - tpbn90gv\_9lm.lef
    - ◆ Then, revise the “\*.lef” into “all files” in the blank of Filter
    - ◆ Then, select the following files in the same way:
      - SRAM\_SP\_ADV.vclef
  - IO Assignment File: CHIP.ioc
  - <Advanced/Power> Tag
    - ◆ Power Nets: VDD

- ◆ Ground Nets: VSS
- Save... → CHIP.conf ↪
- Exit from soc encounter GUI interface

=====Write CHIP.conf=====

0. vi CHIP.conf

>>>Please find the following line and modify<<<

1. set rda\_Input(ui\_timingcon\_file,full) “” Not this line

set rda\_Input(ui\_timingcon\_file) “”

■ Timing Constraint File: CHIP.sdc

➤ set rda\_Input(ui\_timingcon\_file) “CHIP.sdc”

2. set rda\_Input(ui\_timelib,max) “”

\*Please check the library names of the timing libraries of SRAM in tt ss ff corners. If the library names are the same please rename these timing libraries.

■ Max Timing Libraries:

◆ (In “ SOC/LIB/ ”)

- LEF/slow.lib
- LEF/tpzn90gv3wc.lib
- LEF/SRAM\_SP\_AVD\_ss\_0.9\_125.0\_syn.lib

➤ set rda\_Input(ui\_timelib,max) “LEF/slow.lib LEF/tpzn90gv3wc.lib  
LEF/SRAM\_SP\_AVD\_ss\_0.9\_125.0\_syn.lib”

3. set rda\_Input(ui\_timelib,min) “”

■ Min Timing Libraries:

◆ (In “ SOC/LIB/ ”)

- LEF/fast.lib
- LEF/tpzn90gv3bc.lib
- LEF/SRAM\_SP\_AVD\_ff\_1.1\_-40.0\_syn.lib
- LEF/SRAM\_SP\_AVD\_ff\_1.1\_.0\_syn.lib

➤ set rda\_Input(ui\_timelib,min) “LEF/fast.lib LEF/tpzn90gv3bc.lib  
LEF/SRAM\_SP\_AVD\_ss\_1.1\_-40.0\_syn.lib  
LEF/SRAM\_SP\_AVD\_ss\_1.1\_.0\_syn.lib”

4. set rda\_Input(ui\_timelib) “”

■ Common Timing Libraries:

◆ (In “ SOC/LIB/ ”)

- LEF/typical.lib
  - LEF/tpzn90gv3tc.lib
  - LEF/SRAM\_SP\_AVD\_tt\_1.0\_25.0\_syn.lib
- set rda\_Input(ui\_timelib) “LEF/typical.lib LEF/tpzn90gv3tc.lib  
LEF/SRAM\_SP\_AVD\_tt\_1.0\_25.0\_syn.lib”

5. set rda\_Input(ui\_captbl\_cap) “”

- capacitor libraries:
    - ◆ (In “SOC”)
      - t90g\_rct.CapTbl
      - t90g\_rcb.CapTbl
      - t90g\_rcw.CapTbl
- set rda\_Input(ui\_captbl\_cap) “ -typical t90g\_rct.CapTbl -best  
t90g\_rcb.CapTbl -worst t90g\_rcw.CapTbl”

6. set rda\_Input(ui\_qxtech\_file) ””

- QX Technique file
    - ◆ (In “SOC”)
      - icecaps.tch
- set rda\_Input(ui\_qxtech\_file) ”icecaps.tch”

7. set rda\_Input(ui\_qxlib\_file) ””

- QX Technique Direction
- set rda\_Input(ui\_qxlib\_file) ”\$cwd/library”
- OK ←
- After a period of parsing time, you can see the initial window as following Fig. .
  - Open <encounter.log>, search the key word “skipped”. Make sure that all the skipped counts of time constraints are 0.





Fig. Initial wondow

- Power → Connect Global Nets



- Select “Pin” and type “VDD” in “Pin Name(s)”, then type “VDD” in “To Global Net” and press “Add to List”
- Select “Pin” and type “VSS” in “Pin Name(s)”, then type “VSS” in “To Global Net” and press “Add to List”

## Cell-Based Training LAB

- Select “Net Basename” and type in “VDD”, then type “VDD” in “To Global Net” and press “Add to List”
- Select “Net Basename” and type in “VSS”, then type “VSS” in “To Global Net” and press “Add to List”
- Apply → Check → Close (X)
- Since the Tie High and Tie Low cells will be handled later, the following warning messages are shown.

```
encounter 1> Warning: term EMA[2] of inst xcore/xsram0 is not connect to global special net.
Warning: term EMA[1] of inst xcore/xsram0 is not connect to global special net.
Warning: term EMA[0] of inst xcore/xsram0 is not connect to global special net.
```

Fig. Warning messages

- In the “consol”


- encounter> specifyScanChain scan1 –start PAD\_si/C –stop PAD\_so/I
- encounter> specifyScanChain scan2 –start PAD\_test\_si2/C –stop PAD\_test\_so2/I  
(i.e. There are 2 scan chain in my design)
- encounter> scantrace ↪ (i.e. scan chain tracing)


```
encounter 3> scantrace
Tracing scan chain: scan1
Successfully traced scan group scan1 (25 elements; 24 scan bits).
Tracing scan chain: scan2
Successfully traced scan group scan2 (29 elements; 28 scan bits).
*** Scan Trace Summary:
Successfully traced scan group scan1 (25 elements; 24 scan bits).
Successfully traced scan group scan2 (29 elements; 28 scan bits).
Successfully traced 2 scan groups (total 54 elements; 52 scan bits).
INFO: Passed sanity check on scan group scan1.
INFO: Passed sanity check on scan group scan2.
*** Scan Sanity Check Summary:
*** 2 scan groups passed sanity check.
```

Fig. Scan chain tracing

- Floorplan → Specify Floorplan

- Ratio (H/W): 1
- Core Utilization: 0.65
- Core to Left: 80
- Core to Top: 80
- Core to Right: 80
- Core to Bottom: 80
- OK





- The IOs of SRAM are along the bottom of SRAM. Now, we want to change the direction of SRAM IOs.
  - Press  and draw the hard-block “xsram0” to the right-up corner
    - ◆ i.e. In another way, you can type “setObjFPlanBox Instance xcore/xsram0 324 327 587.66 588.285.” in the console
  - Select the memory “xsram0” and press the hot key “R”.
    - ◆ Or using: Floorplan → Edit Floorplan → Flip/Rotate Instances...
  - Select R270 → Apply → Cancel




Fig. RAM placement

- Press  and select the SRAM. Then, Floorplan → Edit Floorplan → Set Instance Placement Status...
  - Selected → Apply → OK
  - i.e. this step keeps the RAM fixed in the selected position avoiding any

changes.

- Until now, the floorplan and hard blocks placement are done.
- Select the RAM and then, Floorplan → Edit Floorplan → Edit Halo...
  - Selected Block/Pad
  - Placement Halo → Add/Update Block Halo
  - Type 20 in the blanks Top, Bottom, Left, and Right. Apply → OK
  - i.e. this step keeps the RAM surrounded by the gap in which no other cells can be placed in.




Fig. Hard block halos

- Place → Place Standard Cells...
  - Select “Run Full Placement”
  - De-select “Include Pre-Place Optimization”
  - Select “Include In-Place Optimization”
  - OK




Fig. The standard cell placement setting

## Cell-Based Training LAB

- After a period later (i.e. could be very long for a huge design), the placement of

standard cells is done. Press (physical view), you can see all the cells are placed.




Fig. Placement

- Until now, the hard blocks and standard cells placement are done.
- Timing → Report Timing...
  - Select “Pre-CTS”
  - Select “setup” (i.e. setup time evaluation. “hold” is selected for the hold time evaluation)
  - OK
  - Does there any violation paths exist?

timeDesign Summary							
Setup mode	all	reg2reg	in2reg	reg2out	in2out	clkgate	
WNS (ns):	4.167	4.167	6.281	N/A	N/A	N/A	
TNS (ns):	0.000	0.000	0.000	N/A	N/A	N/A	
Violating Paths:	0	0	0	N/A	N/A	N/A	
All Paths:	279	154	235	N/A	N/A	N/A	

DRVs	Real		Total
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap	0 (0)	0.000	1 (1)
max_tran	1 (1)	-0.090	2 (2)
max_fanout	1 (1)	-36	2 (2)

Fig. Timing analysis results

- If the timing is failed, the in-place optimization of the timing should be performed. Otherwise, you can ignore this step.
  - Optimize → Optimize Design
    - ◆ Select “Pre-CTS”
    - ◆ Select “setup”
    - ◆ OK

```

timeDesign Summary
-----
Setup mode
Worst Slack: -0.237ns
TNS: -0.237ns Violating Paths: 1
Pathgroup Slacks
reg2reg: 3.594ns
in2reg: 2.703ns
reg2out: -0.237ns
in2out: 8.580ns
Density: 14.415%
Routing Overflow: 0.00% H and 0.00% V
Real DRV (fanout, cap, tran): (2, 2, 0)
Total DRV (fanout, cap, tran): (3, 2, 0)

Reported timing to dir timingReports
Total CPU time: 1.68 sec
Total Real time: 2.0 sec
Total Memory Usage: 247.594208 Mbytes
-----
```

↓

```

optDesign Final Summary
-----
Setup mode
Worst Slack: 0.612ns
TNS: 0.000ns Violating Paths: 0
Pathgroup Slacks
reg2reg: 3.593ns
in2reg: 2.895ns
reg2out: 0.612ns
in2out: 9.166ns
Density: 14.546%
Routing Overflow: 0.00% H and 0.00% V
Real DRV (fanout, cap, tran): (2, 0, 0)
Total DRV (fanout, cap, tran): (3, 0, 0)

**optDesign .... cpu = 0:0:8, real = 0:0:9, mem = 247.6M **
*** Finished optDesign ***
-----
```

Fig. Timing analysis before/after IPO




Fig. Trail routing

- Since the timing analysis performs a simple routing (i.e. trial route)


operation, they should be removed avoiding the hazard in the next step  
“power ring generation”

- Place → Refine Placement



Fig. Refine placement

- File → Save Design
  - Type in “PLACE.enc” → Save
- Power → Power Planning → Add Rings...
  - <Basic> Tag
    - ◆ Select Power nets: VDD, VSS



- ◆ Change the layer of “Top” and “Bottom” to “METAL9 H”; “Left” and “Right” to “METAL8 V”
- ◆ Set all “Width” to 3 and “Spacing” to 0.805 Press “-----”




Fig. Ring setting

- <Advanced> Tag
  - ◆ Select “Use wire group”
  - ◆ Select “Interleaving” and type in “9” to “Number of bits”
- OK




Fig. Wire group setting




Fig. Power rings

- Route → Special Route...
  - Only “Pad pins” is selected, then press OK



Fig. Select Pad pins only




Fig. Power PAD connections


- Design → Save Design As → SoCE
  - Type in “PRE\_STRIPE.enc” → Save
- Power → Power Planning → Add Stripes...
 

(In METAL 9)

  - <Basic> Tag
  - Layer: METAL9
  - Width: 1.5
  - Spacing 0.805
  - Set-to-set distance: 60
  - Start from: bottom
  - X from left: 20
  - X from right: 20
  - <Advanced> Tag
  - Select “Omit stripes inside block rings”
  - Select “Omit stripes over selected blocks/domains”
  - Pad/Core ring connection → Select “Allow jogging”
  - Block ring connection → Select “Allow jogging”
  - **De-select “Merge with block rings if spacing less than: 0.56”**
  - Select “Use wire group”
  - Select “Interleaving” and set “Number of bits” to “5”
  - <Via Generation> Tag
  - Select “Use exact overlap area on partially intersecting wires”
  - Select “Split vias while encountering Obs and different Wires/Pins”
  - **De-select “Connect to orthogonal targets only”**

## Cell-Based Training LAB

- Select “Generate same-sized stack vias while encountering macro Pins/Obs”
- OK



Basic

Advanced

Via Generation

Fig. Power stripes setting

- Power → Power Planning → Add Stripes...
- (In METAL 8)

  - <Basic> Tag
  - Layer: METAL8
  - Start from: bottom
  - Y from top: 20
  - Y from bottom: 20
  - OK




Fig. Power stripe generation

- Power stripes are used to reduce the IR-drop effect. However, some stripes do not connect correctly along the hard blocks.

- Due to GUI remove stripes (unconnected), we need to key in the following command
  - `sroute -noBlockPins -noPadRings -noCorePins -noPadPins -jogControl { preferWithChanges differentLayer }`  
(上面的指令要好好地注意正確性，在一行裡面輸入完成)
- However, some violations occur. We should figure out what's the problem.




Fig. Open violations

- Verify → Violation Browser
  - There're 5 open nets

■ Other (5)
■ Connectivity (5)
■ Open (5) Net
M2 (335.955, 249.355) (336.005, 249.40
M2 (338.515, 249.355) (338.565, 249.40
M2 (341.075, 249.355) (341.125, 249.40
M2 (343.635, 249.355) (343.685, 249.40
M2 (346.195, 249.355) (346.245, 249.40

- We can see that the violations are existed on M2, but some M4 wires cover the M2 violations. Therefore, we first block the display of M4. Follow the steps as Fig. below:




Fig. M4 blocking

- Select each open wire, and press “DEL”




Fig. Delete open wires

- Tool → Violation browser → Clear Violation → Yes
- Verify → Verify Geometry... → OK

- Wire-short violations occur.




Fig. Short violations

- Tools → Violation Browser
  - There're 2 short nets

Verify (2)			
Short (2)			
Short (2) Layer	Geom		Net/Cell
	M5	NET	VDD
	M5	NET	VDD

- Select each short wire, and press “DEL”
- Verify → Verify Geometry... → OK
  - Finally, no violations exist

```

Begin Summary ...
Cells          : 0
SameNet        : 0
Wiring         : 0
Antenna        : 0
Short          : 0
Overlap         : 0
End Summary

Verification Complete : 0 Viols. 0 Wrngs.

*****End: VERIFY GEOMETRY*****
*** verify geometry (CPU: 0:00:01.7  MEM: 0.0M)

```

- File → Save Design...

- Type “STRIPE.enc” → Save
- Options → Set Mode → Mode Setup...
  - In the list, select “TieHiLo”
  - Press “Select” and select cells “TIEHI TIELO”
  - Specify Maximum Fanout: 10
  - Specify Maximum Distance: 100
  - OK




Fig. TIEHI & TIELO cells configurations

- Place → Tie HI/LO Cell → Add → OK
  - We can see that 1 TIELO cell and 1 TIEHI cell are placed

```
encounter 5> Options: Max Distance = 100.000 microns, Max Fan-out = 10.
INFO: Total Number of Tie Cells (TIELO) placed: 1
INFO: Total Number of Tie Cells (TIEHI) placed: 1
```
- Clock → Synthesize Clock Tree
  - Press “Gen Spec...” → OK
- Open the file “Clock.ctstch” and revise the “MaxDelay” to “1”, since we do not expect that the delay is large as its default value.
- Return to “Synthesize Clock Tree Form”, and press “OK”
- Does there any violation paths exist?
- If the timing is failed, the in-place optimization of the timing should be performed. Otherwise, you can ignore this step.
  - Optimize → Optimize design
    - ◆ Select “Post-CTS”
    - ◆ Select “setup”
    - ◆ OK
- Clock → Display → Display Clock Tree...
  - Select “Display Clock Tree” and “All Level” → OK
  - You can see the clock tree as follows:




Fig. Clock tree

- The info. of the clock tree is reported in “..//clock\_report/clock.report”

```

Text Editor – clock.report
File Edit Format Options
# CLOCK: PAD_clk/C
#
# Mode: preRoute
#
#####
Nr. of Subtrees : 1
Nr. of Sinks : 25
Nr. of Buffer : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran : 0.1(ps)
Root Fall Input Tran : 0.1(ps)
Max trig. edge delay at sink(R): cpu/RAM_64B/CLK 40.4(ps)
Min trig. edge delay at sink(R): cpu/regc_reg_5_/CK 4.5(ps)

(Actual) (Required)
Rise Phase Delay : 4.5~40.4(ps) 0~1000(ps)
Fall Phase Delay : 4.5~40.2(ps) 0~1000(ps)
Trig. Edge Skew : 35.9(ps) 300(ps)
Rise Skew : 35.9(ps)
Fall Skew : 35.7(ps)
Max. Rise Buffer Tran : 0(ps) 400(ps)
Max. Fall Buffer Tran : 0(ps) 400(ps)
Max. Rise Sink Tran : 221(ps) 400(ps)
Max. Fall Sink Tran : 205.6(ps) 400(ps)
Min. Rise Buffer Tran : 0(ps) 0(ps)
Min. Fall Buffer Tran : 0(ps) 0(ps)
Min. Rise Sink Tran : 219.1(ps) 0(ps)
Min. Fall Sink Tran : 203(ps) 0(ps)

***** NO Max Transition Time Violation *****
***** NO Min Transition Time Violation *****
***** NO Max_Fanout Violation *****

```

Fig.: clock.report

- Does there any violations exist?
- Design → Save Design
  - Type “CTS.enc” → Save

- Timing → Analyze Timing...
  - Select “Post-CTS”
  - Select “setup” (i.e. setup time evaluation. “hold” is selected for the hold time evaluation)
  - OK

----- (Power Analysis) -----

- The power analysis is not a mandatory step for the designer.
- Power → Analysis → Edit Pad Location
  - Type “VDD” in “Net” and press “Auto Fetch”
  - Type “VSS” in “Net” and press “Auto Fetch”
  - Save... → CPU\_CHIP.pp → Save → Cancle
- Power → Analysis → Edit Net Toggle Probability
  - Get Clock
  - Select “CLK1” and press “Edit”
  - Type “0.9” in the blank and press “Add/Replace” (i.e. For strengthen the IR-drop evaluation)
  - Save... → CPU\_CHIP.tg → Save → Cancle
- Power → Analysis → Power Analysis → Statistical...
  - Net Names: VDD
  - Select “post-CTS clock”
  - Net Toggle Probability File: CPU\_CHIP.tg
  - Pad Location Files: CPU\_CHIP.pp
  - Instance Voltage File: instance.voltage
  - Press “Apply”
- Power analysis results:
  - What is the average power?
  - What is the worst IR-drop?

```

power supply: 1.62 v
average power(default): 3.0797e+00 mw
    average switching power(default): 3.2080e-01 mw
    average internal power(default): 2.7476e+00 mw
    average leakage power(default): 1.1298e-02 mw
    average user specified power(default): 0.0000e+00 mw
average power by clock domain category:
    clock domain(CLK1, 0.9) : 3.0771e+00 mw
        clock tree power : 1.6775e+00 mw
        non clock tree power : 1.3996e+00 mw
            combinational instance power : 8.2722e-01 mw
            sequential instance power : 5.7235e-01 mw
    unclock domain(0.2) : 2.6510e-03 mw
average power by cell category:
    core: 1.2367e+00 mw
    block: 1.8430e+00 mw
    io: 0.0000e+00 mw
average power(considered in rail analysis): 3.0796e+00 mw
worst IR drop average analysis: 4.0125e-04 v
    number of nodes in rail network: 11450
worst EM:
    "M1" 4.2340e-02 mA/u
    "M2" 1.3492e-03 mA/u
    "M3" 1.9139e-02 mA/u
    "M4" 3.9171e-02 mA/u
    "M5" 5.7648e-02 mA/u
    "V12" 6.7296e-03 mA/cut
    "V23" 6.7296e-03 mA/cut
    "V34" 8.3367e-03 mA/cut
    "V45" 8.3367e-03 mA/cut
biggest toggled net: clk
no. of terminal: 26
total cap: 4.0055e+02 ff
*** Power analysis (cpu=0:00:01.3 mem=411.4M) ***

```

Fig. power analysis

- Power → Analysis → Display → Display Rail Analysis Results
  - Net Name: VDD
  - Select “IRD (V)”
  - IRD Threshold: 0.003
  - Press “Update filter range”
  - OK
  - The IR-drop evaluation will be shown.
  - You can block the “Net” and “Instance” in the right switch bar




Fig. IR-drop

- Power → Analysis → Display → Display Rail Analysis Results
  - Net Name: VDD
  - Select “EM (J/Jmax)”
  - Press “Update EM limit”
  - OK
- Design → Save Design As → SoCE
  - Type ‘POWER\_ANA.enc’ → Save
- Route → Special Route...
  - Only “Follow Pin” is selected, then press OK
- We can see that all the standard cells are connected with horizontal power lines




Fig. Power lines connection for standard cells

- Place → Refine Placement.. → OK
- Verify → Verify Geometry... → OK
  - Does there any violation occur?
- Verify → Verify Connectivity...
  - Select “Special Only” → OK
  - Does there any violation occur?
    - ◆ 5 antenna violations:

■ Verify (5)
■ Connectivity (5)
■ Antenna (5) Net
M4           VSS

- Select the wire with violation, and press “Shift+T” to kill the violation






Fig. Antenna violations

- Re-do the verification procedure. Check whether any violation occurs.
- encounter> source addIoFiller.cmd
  - i.e. this step place the IO fillers between the IOs. But this design is “PAD-limit”, the space for place the IO filler is limited.



- File → Save Design
  - Type “POWER\_ROUTE.enc” → Save
- Route → NanoRoute → Route...
  - Select “Timing Driven”
  - Select “SI Driven”
  - Press “Attribute”
    - ◆ Select “Net Type(s)”



## Cell-Based Training LAB

- ◆ Select “Clock Nets”
- ◆ Weight: 10
- ◆ Spacing: 1
- ◆ Avoid Detour: TRUE
- ◆ OK
- OK
- Does there any violation occur?
- Timing → Analyze Timing...
  - Select “Post-Route”
  - Select “setup” (i.e. setup time evaluation. “hold” is selected for the hold time evaluation)
  - OK
- Design → Save Design As → SoCE
  - Type ‘ROUTE.enc’ → Save
- Place → Physical Cells → Add Filler...
  - Cell Name(s) → Select
  - Add all fillers to the left
  - Close
  - OK




Fig. Add Filler




Fig. Core fillers

- How many core fillers are added?

```
*INFO: Iteration 0-#1, Found 3068 DRC violations (real: 0:00:01.0).
For 1395 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#2, Found 1866 DRC violations (real: 0:00:01.0).
For 903 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#3, Found 834 DRC violations (real: 0:00:00.0).
For 422 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#4, Found 229 DRC violations (real: 0:00:01.0).
For 123 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#5, Found 42 DRC violations (real: 0:00:00.0).
For 27 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#6, Found 25 DRC violations (real: 0:00:00.0).
For 15 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#7, Found 0 DRC violation (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO: Added 0 filler inst of any cell-type.
For 0 new insts, *** Applied 0 GNC rules.
*INFO: End DRC Checks. (real: 0:00:04.0).
*INFO: Replaced 1330 fillers which had DRC vio's, with 2885 new fillers.
```

Fig. Filler info.

- Verify → Verify Geometry... → OK
- Does there any violation occur?

Overlap (132)		Layer	Cell	Master
■	Overlap (132)	M0	IOFILLER_N_11	
■	Overlap (132)	M0	IOFILLER_N_15	
■	Overlap (132)	M0	IOFILLER_N_19	
■	Overlap (132)	M0	IOFILLER_N_23	
■	Overlap (132)	M0	IOFILLER_N_27	
■	Overlap (132)	M0	IOFILLER_N_3	
■	Overlap (132)	M0	IOFILLER_N_31	
■	Overlap (132)	M0	IOFILLER_N_35	
■	Overlap (132)	M0	IOFILLER_N_39	
■	Overlap (132)	M0	IOFILLER_N_43	
■	Overlap (132)	M0	IOFILLER_N_7	
■	Overlap (132)	M0	IOFILLER_S_11	
■	Overlap (132)	M0	IOFILLER_S_15	
■	Overlap (132)	M0	IOFILLER_S_19	
■	Overlap (132)	M0	IOFILLER_S_23	

- However, the overlap violations on IO filler can be ignored.
- Tools → Clear Violation → Yes
- Verify → Verify Connectivity...
- Select “All” → OK
- Does there any violation occur?
- File → Save Design
  - Type “CORE\_FILLER.enc” → Save
- File → Save → Netlist... → CHIP\_FINAL.v
- Timing → Calculate Delay... → CHIP\_FINAL.sdf
  - If it is the first time to calculate delay, you need to extract RC parameters first.
  - Timing → Extract RC... → OK.
- File → Save → DEF...

## Cell-Based Training LAB

- Select “Save Scan”
- CHIP\_FINAL.def
- OK
- unix> chmod 755 addbonding\_v3.6.pl ↪
- unix> /usr/bin/perl addbonding\_v3.6.pl CHIP\_FINAL.def ↪
- encounter> source addbond.cmd ↪
- File → Save Design
  - Type ‘FINISH.enc’ → Save
- Options → Set Mode → Mode Setup...
  - Select “StreamOut” tag
  - Un-select the “Virtual Connection → OK”
- File → Save → GDS... → CPU\_CHIP.gds → OK (i.e. Map File: streamOut.map)
- Design → Exit → Yes




Fig. Bonding PADS