

Simulation				
 Simulation replace the prototype with a software model Simulate the circuit behavior before realization 				
Sons/div IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	5.5us Kus			
	2.0			





































Resolution Function								
Table 8-4 Resolu	Table 8-4 Resolution Function Table for IEEE 9-valued Logic CONSTANT resolution_table : stdlogic_table := (
 (((((((((((((((((((U X 'U', 'U', 'U', 'X', 'U', 'X', 'U', 'X', 'U', 'X', 'U', 'X', 'U', 'X', 'U', 'X',	0 1 'U', 'U 'X', 'X '0', 'X 'X', '1 '0', '1 '0', '1 '0', '1 '0', '1 'X', 'X	Z , 'U', , 'X', , '0', , '1', , 'Z', , 'W', , 'L', , 'H', , 'X',	W 'U', 'X', '0', '1', 'W', 'W', 'W', 'X',	L 'U', 'X', '0', 'L', 'W', 'L', 'W', 'X',	H 'U', 'X', '0', '1', 'H', 'W', 'W', 'H', 'X',	- 'U') 'X') 'X') 'X') 'X') 'X') 'X') 'X')	 , U , X , 0 , 1 , Z , W , L , H , -
								3-21

































The veriuser.c File					
<pre>#include "veriuser.h" #include "vxl_veriuser.h"</pre>					
extern int hello(); function declaration					
<pre>s_tfcell veriusertfs[TF_MAXARRAY] = { /*** Template for an entry: { usertask userfunction, data, checktf(), sizetf(), calltf(), misctf(), "\$tfname", forwref?, Vtool?, ErrMsg? }, ***/</pre>					
/*** add user entries here ***/ { usertask, 0, 0, 0, hello, 0, "\$hello", 1}, task type (0) /*** final entry must be 0 ***/					
<pre>{0} /*** final entry must be 0 ***/ }; function name 3-38</pre>					























<u>A FSM Example</u>						
<pre>module fsm (found, serial, clk, reset) ; output found ; input serial, clk, reset ; reg found ; reg [1:0] current_state, next_state ; parameter [1:0] S0 = 0, S1 = 1, S2 = 2 ; always @ (reset or serial or current_state) begin if (reset) begin next_state = S0 ; found = 0 ; end</pre>	S0 : begin if (serial == 1) next_state = S2 ; end S2 : begin if (serial == 0) next_state = S1 ; else next_state = S2 ; end S1 : begin next_state = S0 ; if (serial == 1) found = 1 ; end endcase end end					
end else begin next_state = current_state ; found = 0 ; case (current_state)	always @(posedge clk) current_state = next_state ;					
	endmodule 3-50					

Instrumented Code					
<pre>always @ (reset or serial or current_state) begin if (reset) begin next_state = S0 ; found = 0 ; \$count_block(0); end else begin next_state = current_state ; found = 0 ; case (current_state) S0 : begin if (serial == 1) begin next_state = S2 ; \$count_block(1); end \$count_block(2); end S2 : begin if (serial == 0) begin next_state = S1 ; \$count_block(3); end</pre>	<pre>else begin next_state = S2 ; \$count_block(4); end \$count_block(5); end S1 : begin next_state = S0 ; if (serial == 1) begin found = 1 ; \$count_block(6); end \$count_block(7); end endcase \$count_block(7); end endcase \$count_block(8); end \$count_block(8); end \$count_block(9); end always @ (posedge clk) begin current_state = next_state ; \$count_block(10); end</pre>	2.51			

·······					
Test Patterns					
original	instrumented				
module test; reg serial, clk, reset ; wire found ;	module test; reg_serial, clk, reset ; wire found ;				
fsm u1 (found, serial, clk, reset) ;	fsm u1 (found, serial, clk, reset);				
always #5 clk=~clk; initial begin clk=0; reset=0; serial=0; #2 reset=1; #10 reset=0; #20 serial=1; #10 serial=0; #30 \$finish; end endmodule	<pre>always #5 clk=~clk; initial begin clk=0; reset=0; serial=0; #2 reset=1; #10 reset=0; #20 serial=1; #10 serial=0; Add this line #30 \$finish; end initial \$setup_count; endmodule</pre>				
	3-52				

[]					
Temporary Files					
_jimmy_blockno.dat		_jimmy_execount.dat			
11 tota	l number	b0 2			
b0 32 of	blocks	b1 1			
b1 41		b2 3			
b2 40		b3 1			
b3 44		b4 1			
b4 45		b5 2			
b5 43		b6 0			
b6 49		b7 1			
b7 47		b8 7			
b8 36		b9 9			
b9 31		b10 7			
b10 55			unt		
start	ting line	block of this block	um 1-		
block of th	uis block	block of this bloc	К		
number	iii oloek	number			
numou			3-53		

Output Results							
statemer count #li	nt coverage information ne text	1	40 41 41	S0 : begin if (serial == 1) next_state = S2 :			
21	module fsm (found, serial, clk, reset); output found; input serial, cllk, reset;		42 43 44	end S2 : begin if (serial == 0)			
	reg found; reg [1:0] current_state; reg [1:0] next_state;	1 1	44 45 45	next_state = S1 ; else next_state = S2 ;			
	parameter S0 = 0 ; parameter S1 = 1 ; parameter S2 = 2 ;	1	46 47 48	end S1 : begin next_state = S0 ; if (corial == 1)			
31 31 31 32 2 33	always @ (reset or serial or current_state) begin if (reset) begin next_state = S0 ;	**0**	49 49 50 51 52 53	end end end end			
2 34 35 36 7 37 7 38	found = 0 ; end else begin next_state = current_state ; found = 0 :	7	55 55 55 56	always @ (posedge clk) current_state = next_state ; endmodule			
39	39 case (current_state)			statement coverage = 9 / 10 = 90% 3-54			