



Verilog 簡介

傅仁弘

電機系碩士班一年級

E-mail: 965201011@cc.ncu.edu.tw

outline




- Tool簡單操作
- Case1: full adder
- Case2: Sequence Recognizer


執行VeriLogger Pro




開新檔案




讀入已經寫好的code



將寫好的code加入project



按下綠色的simulation



模擬結果



The screenshot displays the VeriLogger Pro simulation environment. The main window is divided into several panes:

- Project Hierarchy:** Shows the project structure with files like test_fa.v, ha.v, and fa.v.
- Diagram - untitled0.tim*:** A timing diagram showing waveforms for test_fa.S, test_fa.C, test_fa.X, test_fa.Y, and test_fa.Z. The time scale is set to 128.0ns.
- Report - verilog.log:** A log window showing simulation results. It includes a table of values for X, Y, Z, S, and C over time.

The report window shows the following data:


Time	X	Y	Z	S	C
0	0	0	0	0	0
10	0	0	1	1	0
20	0	1	0	1	0
30	0	1	1	0	1
40	1	0	0	1	0
50	1	0	1	0	1
60	1	1	0	0	1
70	1	1	1	1	1

Additional information from the report:

- Exiting VeriLogger Pro at simulation time 80000
- 0 Errors, 0 Warnings
- Compile time = 0.03100, Load time = 0.04700, Execution time = 0.04700

The status bar at the bottom indicates "Simulation Good".

Full adder (1/4)



Full adder (2/4)



```
module ha(S,C,X,Y);
```

```
    output S;
```

```
    output C;
```

```
    input X;
```

```
    input Y;
```

```
    assign S=X^Y;
```

```
    assign C=X&Y;
```

```
endmodule
```

```
module fa(S,C,X,Y,Z);
```

```
    output S;
```

```
    output C;
```

```
    input X;
```

```
    input Y;
```

```
    input Z;
```

```
    wire w1;
```

```
    wire w2;
```

```
    wire w3;
```

```
    ha h1(.S(w1),.C(w2),.X(X),.Y(Y));
```

```
    ha h2(.S(S),.C(w3),.X(w1),.Y(Z));
```

```
    or o1(C,w3,w2);
```

```
endmodule
```

Full adder (3/4)

```
module test_fa;
```

Test bench不用宣告port

```
wire S;  
wire C;
```

output

```
reg X;  
reg Y;  
reg Z;
```

input

```
fa set0(.S(S),.C(C),.X(X),.Y(Y),.Z(Z));
```

選擇要測試的
module

```
initial
```

```
begin
```

```
$display("\t Time \t X \t Y \t Z \t S \t C \t");
```

```
$monitor($time," \t %b \t %b \t %b \t %b \t %b ",X,Y,Z,S,C);
```

```
end
```

Full adder (4/4)




```
initial
  begin
    X=0; Y=0; Z=0;
    #10
    X=0; Y=0; Z=1;
    #10
    X=0; Y=1; Z=0;
    #10
    X=0; Y=1; Z=1;
    #10
    X=1; Y=0; Z=0;
    #10
    X=1; Y=0; Z=1;
    #10
    X=1; Y=1; Z=0;
    #10
    X=1; Y=1; Z=1;
    #10
    $finish;
  end

endmodule
```

Sequence Recognizer(1/2)

- 連續收到兩個1時，output=1; else output=0



Sequence Recognizer(2/2)



```
module seq_r(Y,CLK,RESET,X);

    output Y;
    input CLK;
    input RESET;
    input X;

    reg [1:0]state;
    reg [1:0]next_state;
    reg Y;

    parameter A=3'b000, B=3'b001, C=3'b010;

    always@(posedge CLK or posedge RESET)
    begin
        if(RESET==1)
            state<=A;
        else
            state<=next_state;
    end
```

```
always@(X or state)
begin
    case(state)
        A: if(X)
            next_state<=B;
        else
            next_state<=A;
        B: if(X)
            next_state<=C;
        else
            next_state<=A;
        C: if(X==1)
            next_state<=C;
        else
            next_state<=A;
    endcase
end

always@(X or state)
begin
    if(state==C)
        Y=1;
    else
        Y=0;
end

endmodule
```