

# Effect of Thermal Management on the Performance of VCSELs

Po-Chou Pan, Dhiman Nag, Zuhaib Khan, Ching-Jung Chen, Jin-Wei Shi<sup>1</sup>, Senior Member, IEEE, Apurba Laha, and Ray-Hua Horng<sup>2</sup>, Fellow, IEEE

**Abstract**—This study investigated the effect of thermal management on the performance of vertical-cavity surface-emitting lasers (VCSELs). It was found that the thickness of silicon substrate, which can serve as the submount for VCSEL packages, has a strong influence on the thermal dissipation of on-chip laser sources, and eventually impacts on their output characteristics. Moreover, the improvements in optical characteristics of the on-chip VCSELs were the best heat dissipation through thinning silicon substrates to 50- $\mu\text{m}$  thickness combined with electroplated Cu with 100- $\mu\text{m}$  thickness. In addition, this study also performed COMSOL simulations. The simulation results were consistent with experimental results.

**Index Terms**—COMSOL simulations, heat dissipation, thermal management, vertical-cavity surface-emitting lasers (VCSELs).

## I. INTRODUCTION

THE vertical-cavity surface-emitting lasers (VCSELs) were developed more than 30 years ago and were first introduced in the commercial level [1]–[3]. VCSELs possess many unique features, such as wafer-level testing, small packaging capability, low-power consumption, optical beam quality, high operating speed, easy coupling with optical fibers, small cavity volume, and single-mode ultralow threshold current operations [3]–[5]. Due to the innovative applications based on VCSELs, the demand for VCSELs has increased rapidly in recent years. They can not only serve as the light source in optical interconnect (OI) networks using multimode optical fibers, but also they can also be included in various consumer applications, such as laser mice, laser printers, and sensors [6]–[10]. Moreover, using VCSELs as building blocks in large-scale computer systems using parallel OIs has become increasingly important for optical computer applications. There are driver/receiver

electronics, optoelectronic (OE) device arrays, and optical systems for efficient fiber coupling in parallel modules. The key component is the light source which must satisfy the challenging and often conflicting goals of high-speed, low-power dissipation, and low cost. In general, VCSELs are used as the light source and are always required to operate with high power.

Normally, the structures of VCSELs with 850-nm wavelength are grown on GaAs substrates. The thermal conductivity of GaAs substrates is only 55 W/mK. The thermal conductivities of Si and Cu substrates are 135 and 400 W/mK, respectively. Obviously, GaAs substrate is not a good heat sink. Moreover, sustained high-speed performance of VCSELs when under high-temperature operations is also an important challenge because the optics transceiver modules (VCSELs with photodiodes) must be packaged as close as possible to the electronic integrated circuits (ICs), which also generate a significant amount of heat during high-speed operations [11]–[13]. It is thus vital to have a VCSEL light source with a good heat sink, which ensures the desired high data rate (>50 Gbit/s per lane) in the next generation of OI channels application.

In order to satisfy the demand for the growth of high performance, power dissipation of ICs generally accounts for the major portion of energy budgets in IC technology nowadays [14]. Heating of the laser sources during operation places a major bottleneck for efficient implementation of silicon photonics [15]. Generated heat during operation shifts the peak wavelength and thus reduces the efficiency significantly [16]. So, it is important to facilitate heat dissipation from an active region of laser diodes to ambience. Currently, effective heat dissipation is the main packaging design issue for all of the photonic applications [17]–[19]. Even though researchers in the world have been working on many complex heat sink designs, the majority of these designs add to the cost of the overall designs by having complex steps in the process [20], [21]. Designing cost-effective heat sinks for III–V VCSELs, operating in the infrared (IR) range ( $\lambda \sim 845$  nm) was the primary motivation of our present work. In the case of on-chip laser sources, laser chips are bonded to the silicon substrate directly [22]. Because the thermal resistance of a material depends on its thickness [23], the thickness of the substrate was reduced by either lapping or it was etched into the trench structure, before bonding to the laser source. To reduce the overall thermal resistance, copper (having high thermal conductivity) was electroplated on the backside of silicon [24]. Performances of the VCSELs bonded to these different heat sinks were measured. Reduced operating voltage, thermal resistance, and variation in peak emission wavelength were obtained experimentally. The output optical

Manuscript received April 16, 2020; revised May 21, 2020 and June 30, 2020; accepted July 2, 2020. Date of publication July 21, 2020; date of current version August 21, 2020. This work was supported by the Ministry of Science and Technology, Taiwan, under Contract 107-2221-E-009-117-MY3, Contract 108-2218-E-009-031, Contract 108-3017-F-009-004, and Contract 109-2634-F-009-028. The review of this article was arranged by Editor C. Bayram. (Corresponding author: Ray-Hua Horng.)

Po-Chou Pan and Ching-Jung Chen are with the Institute of Electronics, National Chiao Tung University, Hsinchu 30010, Taiwan.

Dhiman Nag and Apurba Laha are with the Department of Electrical Engineering, IIT Bombay, Mumbai 400076, India.

Zuhaib Khan and Jin-Wei Shi are with Department of Electrical Engineering, National Central University, Taoyuan City 32001, Taiwan.

Ray-Hua Horng is with the Institute of Electronics, National Chiao Tung University, Hsinchu 30010, Taiwan, and also with the Center for Emergent Functional Matter Science, National Chiao Tung University, Hsinchu 30010, Taiwan (e-mail: rhh@nctu.edu.tw).

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2020.3007724




Fig. 1. Schematic flowchart of experimental steps. Inset (a) is the heat source structure and (b) is the deep etching 150  $\mu\text{m}$  from 650- $\mu\text{m}$  Si by ICPRIE and after Cu electroplating.

power and quality factors were also evaluated. For better insight, the temperature of on-chip VCSELS with different heat sink structures was also simulated by COMSOL software to enable a comparison of experimental results to be undertaken.

## II. EXPERIMENTAL DETAILS

Fig. 1 depicts the schematic flowchart of the experimental steps in this study. Two samples of Si substrate with a thickness of 650- $\mu\text{m}$  were prepared. One was by inductive-coupled plasma reactive ion etching (ICPRIE) and the other was by lapping, which resulted in the 650- $\mu\text{m}$  substrate with 150- $\mu\text{m}$  trench and thicknesses of 50  $\mu\text{m}$ , respectively. Next, the metals Cr and Au with 100-nm thickness were deposited on the backside of Si by a thermal evaporation system. Here, Cr acts as an adhesion layer, and Au plays the role of a seed layer for electroplating Cu. To improve the thermal conductivity, Cu with 100- $\mu\text{m}$  thickness was electroplated on the backside. Cu was chosen as the heat sinking material due to its high thermal conductivity. Finally, Sn and Au metal layers with the thickness of 1  $\mu\text{m}$  and 100 nm, respectively, were deposited on the top side of the silicon. The wafer was then diced into pieces. Then, VCSEL with  $10 \pm 1 \mu\text{m}$  aperture size and 845-nm wavelength chip shown in the inset (a) of Fig. 1 was bonded to the Si top surface with Sn/Au layers using ultrasonic bonding at a temperature of 280  $^{\circ}\text{C}$ . The VCSEL structure was p-type distributed Bragg reflector (DRB) layers with 28 pairs ( $\text{Al}_{0.9}\text{Ga}_{0.1}\text{As}/\text{Al}_{0.1}\text{Ga}_{0.9}\text{As}$ ), active layers with 3 pairs layers ( $\text{In}_{0.02}\text{Ga}_{0.98}\text{As}/\text{Al}_{0.12}\text{Ga}_{0.88}\text{As}$ ), and n-type DRB layers with 34 pairs ( $\text{Al}_{0.9}\text{Ga}_{0.1}\text{As}/\text{Al}_{0.1}\text{Ga}_{0.9}\text{As}$ ) grown on GaAs substrate. Finally, all the samples were bonded to the circuit board using silver paste before measurements. Optical output power, operating voltage, quality factor, and thermal resistance of the VCSELS were bonded onto Si with a 650- $\mu\text{m}$  thickness (labeled A). Si with a 650- $\mu\text{m}$  thickness was combined with the 150- $\mu\text{m}$  Cu trench (labeled B) and Si with a 50- $\mu\text{m}$  thickness (labeled C) was measured. For reference, stand-alone VCSEL (labeled D) was also measured after bonding with silver paste to the circuit board directly.

## III. RESULTS AND DISCUSSION

In order to understand the effect of the Si substrate thickness on the VCSEL operating temperatures, COMSOL software was used to simulate the effect of the heat sink design on the VCSEL operating temperatures. The VCSEL source was taken into consideration as a heat source where emitted heat energy at a rate of  $2.5 \times 10^8 \text{ W/m}^2$  created by the 10- $\mu\text{m}$




Fig. 2. COMSOL simulation results for heat dissipation from the samples at steady-state (a) sample A, (b) sample B, and (c) sample C. Steady-state temperatures for all samples are mentioned in the figures.




Fig. 3. Peak wavelength as a function of the injection current for samples A–D.

aperture (lasing area), then heat conducted to GaAs substrate with 150- $\mu\text{m}$  thickness and  $150 \mu\text{m} \times 150 \mu\text{m}$  area. The heat source was shown in the inset of Fig. 1(a). An ambient temperature of 25  $^{\circ}\text{C}$  was used. Here, 45 mW was assumed the worse operation condition for the simulation. The simulation results of operating temperatures at a steady state for the above three structures are shown in Fig. 2. The temperatures at a steady state are 105  $^{\circ}\text{C}$ , 100  $^{\circ}\text{C}$ , and 78.6  $^{\circ}\text{C}$  for samples A, B, and C, shown in Fig. 2(a)–(c), respectively. The temperature of sample B can be reduced by about 5  $^{\circ}\text{C}$  lower than that of sample A. Nevertheless, sample C which had the thinnest thickness of silicon substrate resulted in the lowest operating temperature (78.6  $^{\circ}\text{C}$ ). Thermal resistance of a material was defined as the inability to dissipate heat during an operation. The thermal resistance of the stack ( $R_{\text{effective}}$ ), used in the samples can be written as

$$R_{\text{effective}} = \frac{X_{\text{VCSEL}}}{A \cdot K_{\text{VCSEL}}} + \frac{X_{\text{Si}}}{A \cdot K_{\text{Si}}} + \frac{X_{\text{Cu}}}{A \cdot K_{\text{Cu}}} \quad (1)$$

where  $X_{\text{VCSEL}}$ ,  $X_{\text{Si}}$ , and  $X_{\text{Cu}}$  are the thicknesses of VCSELS, Si, and Cu, respectively.  $A$  was the cross-sectional area of the sample.  $K_{\text{VCSEL}}$ ,  $K_{\text{Si}}$ , and  $K_{\text{Cu}}$  were the thermal conductivities of VCSELS, Si, and Cu, respectively. It can be deduced from the above relation, thermal resistances of different layers were additive and were directly proportional to the thickness of respective layers. Thus, reducing silicon thickness by lapping resulted in the reduction of thermal resistance, which resulted in reducing the operating temperature.

Fig. 3 shows the peak emission wavelength from the samples as a function of the injection current. The  $\Delta\lambda/\Delta I$  (nm/mA) was 0.26, 0.189, 0.23, and 0.34 for samples A, B, C, and D, respectively. Obviously, sample D presented the largest  $\Delta\lambda/\Delta I$ . The temperature of the device could increase during operation resulted from the joule heating. It could cause red-shift in the peak wavelength for all the samples [25], [26].

Fig. 4(a) and (b) shows the forward current as a function of voltage curves and semilog scale leakage current as a function




Fig. 4. (a) Current versus voltage curves. (b) Semilog scale leakage current as a function of voltage for samples A–D.

of small forward voltage for these four samples, respectively. It was found that increasing forward bias, slopes of current values with respect to applied voltage are different for different samples. The differential resistance (at 6 mA) of VCSELs with samples A, B, C, and D was 80.06, 75.15, 60.32, and 45.03  $\Omega$ , respectively. These phenomena can be explained with the following relation of the current through VCSEL and applied voltage [27]

$$I = I_0 \left( \exp \left( \frac{q(V - I \cdot R_s)}{KT} \right) - 1 \right). \quad (2)$$

Here,  $V$  is the applied voltage,  $R_s$  is the series resistance,  $I_0$  is the reverse saturation current,  $K$  is the Boltzmann's constant,  $T$  is the operating temperature, and  $q$  is the electronic charge. Series resistance  $R_s$  is contributed from the bulk and contact resistance of VCSEL, both of which increase with temperature [28]. At high forward bias, series resistance plays a major role in limiting the total current, which is determined from the slope of the  $I - V$  curve, shown in Fig. 4(a). Larger  $R_s$  thus limits the current at high forward bias according to (2). As was expected, increasing series resistance of the samples at high forward bias resulting from high temperature due to larger thermal resistance for the sample with thick silicon substrate. However, current from the stand-alone VCSEL (sample D) showed the highest value after turn-on, shown in Fig. 4(b), which can also be explained by (2). Reverse saturation current  $I_0$  increased as a strong function of temperature [29], [30]. Hence, there is a competition between an increment in  $I_0$  and a rise in  $R_s$  to make an impact on current  $I$ . In the case of sample D, operating temperature was so high that  $I$  was the highest of all values of forward bias due to the increment in  $I_0$ ; whereas, in the case of other samples, temperatures were not so high, letting the effect of  $R_s$  take over, as discussed above and keeping the current values lower.

TABLE I  
OPERATING VOLTAGE (AT 6 mA) OF SAMPLES A–D

Sample	A	B	C	D
Operating voltage (V) @ 6 mA	2.03	2.01	1.94	1.90




Fig. 5. Output optical power as function of input current for samples A–D.

TABLE II  
COMPARISON OF THERMAL RESISTANCE OF SAMPLES A–D

Sample	A	B	C	D
$\Delta W_{\text{heat}}$ (mW)	34.813	38.106	37.621	33.595
$\Delta T$ (K)	47.16	52.6	48.16	68.16
$R_{\text{thermal}}$ (K/mW)	1.38	1.35	1.28	2.02

Table I shows the operating voltages under an injection current of 6 mA for all samples. The operation voltage of samples A, B, C, and D was 2.03, 2.01, 1.94, and 1.90 V, respectively. This operating voltage can be written as  $V = V_f + V_{R_s}$ , where  $V_f$  is the forward bias across the VCSEL and  $V_{R_s} = I_d \cdot R_s$ , is the voltage drop across series resistance  $R_s$ . With an increase in operating temperature,  $V_f$  decreases due to enhanced intrinsic carrier concentration and less separation between electron and hole Fermi levels. The  $V_{R_s}$  increased as  $R_s$  increases at a high operating temperature. Hence, the total voltage  $V$  increases with an increase in Si thickness due to a high operating temperature. The temperature tendency agreed with the simulation by COMSOL. It is worthy to note that the operating voltage is the lowest for sample D. The higher voltage could be caused by the added resistance of the Si substrate.

Fig. 5 depicts the optical output power as a function of injection current for samples A, B, C, and D. The maximum output power of samples A, B, C, and D was 1.82, 2.01, 2.17, and 1.36 mW, respectively. All the VCSELs presented increasing output power and then decreasing as the current increased. It is worthy to mention that sample D showed the lowest output power (1.36 mW) and early decreasing output power at an applied current of  $\sim 7.5$  mA. In contrast, the output power was the highest (2.17 mW) for sample C and it saturated up to 12.5 mA. The inputting electrical power when provided to the VCSELs was converted into optical power and heat dissipation, with both the components competing against each other. Joule heating at a high input current was increased and also increased the series resistance. As heat generation increased, it hindered the increase of optical power. With a high input current, generated heat energy was so excessive

that output power started to decline, as was prominent in the case of stand-alone VCSEL. This is also consistent with our earlier findings about samples with a thinner silicon substrate presenting a better heat dissipation ability. To get an idea about heat generation in all of the samples during operation, we measured thermal resistance ( $R_{\text{Thermal}}$ ), which is defined as a change in temperature ( $\Delta T$ ) in the structure per unit heat energy ( $\Delta W_{\text{heat}}$ ) that flows through the structure in unit time. Here,  $\Delta W_{\text{heat}} = \Delta(I_{\text{input}} \cdot V_{\text{input}} - L_{\text{output}})$ . In the above relation,  $I_{\text{input}}$  and  $V_{\text{input}}$  are input current and voltage, respectively.  $L_{\text{output}}$  is the optical output power. For measuring  $R_{\text{Thermal}}$  input current of 0 and 15 mA are taken into consideration to measure the values of  $\Delta T$  and  $\Delta W_{\text{heat}}$ , and shown in Table II. As can be expected,  $R_{\text{Thermal}}$  was the highest for sample D, due to poor thermal conductivity of silver paste.  $R_{\text{Thermal}}$  decreased after bonding to silicon and copper; thinning of silicon substrate by lapping resulted in the lowest thermal resistance.

#### IV. CONCLUSION

The authors have demonstrated the design and fabrication of the heat sinks of an on-chip laser source by bonding III-V VCSEL devices to the silicon substrate and electroplating a copper layer on the backside. As evidenced from the simulation and experiments, although Cu trench structure can improve the thermal dissipation, the thickness of silicon still plays a key role in the effectiveness of heat sinks. As silicon thickness decreased, thermal resistance of the overall structure reduced, thus enhancing heat dissipation from the active region. Improvement in the thermal dissipation of the VCSELS package resulted in the enhancement of optical and electrical response of the VCSELS. Samples with thinner silicon substrate showed less thermal resistance, higher optical output power, less series resistance during operation, lesser variation in wavelength with a change in input current, and higher quality factors. COMSOL simulations have shown an increase in the operating temperature for samples with thicker silicon at a steady state, thus explaining the reason behind our experimental observations. Characteristics of the stand-alone VCSEL demonstrated the highest operating temperature among all the samples due to poor thermal conductance of the silver paste, when it was bonded to the circuit board. We have demonstrated that the heat dissipation of an on-chip laser source can be improved by thinning silicon substrate's thickness, thus proving to be a very promising and cost-effective methodology that could be used toward enhancing the operational efficiency of network on chip (NoC).

#### ACKNOWLEDGMENT

The authors thank the Center for Emergent Functional Material Science of National Chiao Tung University from the Featured Areas Research Center Program within the framework of the Higher Education Sprout Project by the Ministry of Education in Taiwan. They also thank the Taiwan Semiconductor Research Institute (TSRI) for the use of their equipment.

#### REFERENCES

- [1] K. Iga, "Surface-emitting laser-its birth and generation of new optoelectronics field," *IEEE J. Sel. Topics Quantum Electron.*, vol. 6, no. 6, pp. 1201–1215, Nov. 2000.
- [2] J. A. Tatum, A. Clark, J. K. Guenter, R. A. Hawthorne, III, and R. H. Johnson, "Commercialization of Honeywell's VCSEL technology," *Proc. SPIE*, vol. 3946, pp. 2–14, May 2000.
- [3] K. Iga, "Vertical-cavity surface-emitting laser: Its conception and evolution," *Jpn. J. Appl. Phys.*, vol. 47, no. 1, pp. 1–10, Jul. 2007.
- [4] F. Koyama, S. Kinoshita, and K. Iga, "Room-temperature continuous wave lasing characteristics of a GaAs vertical cavity surface-emitting laser," *Appl. Phys. Lett.*, vol. 55, no. 3, pp. 221–222, May 1989.
- [5] P. Pérez, A. Valle, I. Noriega, and L. Pesquera, "Measurement of the intrinsic parameters of single-mode VCSELS," *J. Lightw. Technol.*, vol. 32, no. 8, pp. 1601–1607, Apr. 2014.
- [6] M. Grabherr, H. Moench, and A. Pruijboom, "VCSELS for optical mice and sensing," in *Proc. VCSELS*, vol. 166. Berlin, Germany: Springer, 2013, p. 521.
- [7] C. F. Mateus *et al.*, "Ultra-sensitive immunoassay using VCSEL detection system," *Electron. Lett.*, vol. 40, no. 11, pp. 649–650, May 2004.
- [8] C. F. Mateus *et al.*, "Ultracompact high-sensitivity label-free biosensor using VCSEL," *Proc. SPIE*, vol. 5328, pp. 140–146, Jun. 2004.
- [9] D. V. Plant *et al.*, "256-channel bidirectional optical interconnect using VCSELS and photodiodes on CMOS," *J. Lightw. Technol.*, vol. 19, no. 8, pp. 1093–1103, 2001.
- [10] N. Mukoyama, H. Otoma, J. Sakurai, N. Ueki, and H. Nakayama, "VCSEL array-based light exposure system for laser printing," *Proc. SPIE*, vol. 6908, pp. 69080H-1–69080H-11, Feb. 2008.
- [11] D. M. Kuchta *et al.*, "A 50 Gb/s NRZ modulated 850 nm VCSEL transmitter operating error free to 90 °C," *J. Lightw. Technol.*, vol. 33, no. 4, pp. 802–810, Feb. 15, 2015.
- [12] N. Ledentsov *et al.*, "Quantum dot 850 nm VCSELS with extreme high temperature stability operating at bit rates up to 25 Gbit/s at 150 °C," *Solid-State Electron.*, vol. 155, pp. 150–158, May 2019.
- [13] C.-L. Cheng, N. Ledentsov, Jr., Z. Khan, J.-L. Yen, N. N. Ledentsov, and J.-W. Shi, "Ultrafast Zn-diffusion and oxide-relief 940 nm vertical-cavity surface-emitting lasers under high-temperature operation," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 6, pp. 1700507-1–1700507-6, Nov. 2019.
- [14] *Thermal Management of White LEDs*, document PNNL-SA-51901, Building Technologies Program, EERE, DOE, Jun. 2009.
- [15] T. Zhang, J. L. Abellán, A. Joshi, and A. K. Coskun, "Thermal management of manycore systems with silicon-photonic networks," in *Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)*, 2014, p. 1.
- [16] M. Kuznetsov, F. Hakimi, R. Sprague, and A. Mooradian, "High-power (>0.5-W CW) diode-pumped vertical-external-cavity surface-emitting semiconductor lasers with circular TEM<sub>00</sub> beams," *IEEE Photon. Technol. Lett.*, vol. 9, no. 8, pp. 1063–1065, Aug. 1997.
- [17] S. Rangwala, J. Steinberg, and P. Reimel, "High power, InP lasers for DPSSL-reliability and operation challenges for harsh environments," presented at the OIDA Roadmap Forum, High Power Diode Laser, May 2006.
- [18] C. Zweben, "Advances in photonics thermal management and packaging materials," *Proc. SPIE*, vol. 6899, pp. 689918-1–689918-12, Feb. 2008.
- [19] R. J. Apsimon *et al.*, "Application of advanced thermal management technologies to the ATLAS SCT barrel module baseboards," *Nucl. Instrum. Methods Phys. Res. A, Accel. Spectrom. Detect. Assoc. Equip.*, vol. 565, no. 2, pp. 561–571, Sep. 2006.
- [20] W. S. Wong, T. Sands, and N. W. Cheung, "Damage-free separation of GaN thin films from sapphire substrates," *Appl. Phys. Lett.*, vol. 72, no. 5, pp. 599–601, Oct. 1997.
- [21] F. K. Yam and Z. Hassan, "Innovative advances in LED technology," *Microelectron. J.*, vol. 36, no. 2, pp. 129–137, Feb. 2004.
- [22] B. R. Koch *et al.*, "Heterogeneously integrated lasers on silicon," *Proc. SPIE*, vol. 9002, pp. 90020U-1–90020U-8, Feb. 2014.
- [23] Z. Su, J. P. Freedman, J. H. Leach, E. A. Preble, R. F. Davis, and J. A. Malen, "The impact of film thickness and substrate surface roughness on the thermal resistance of aluminum nitride nucleation layers," *J. Appl. Phys.*, vol. 113, no. 21, pp. 213502-1–213502-5, May 2013.
- [24] W. S. Wong, M. Kneissl, P. Mei, D. W. Treat, M. Teepe, and N. M. Johnson, "Continuous-wave InGaN multiple-quantum-well laser diodes on copper substrates," *Appl. Phys. Lett.*, vol. 78, no. 9, pp. 1198–1200, Feb. 2001.
- [25] J. Cho, C. Sone, Y. Park, and E. Yoon, "Measuring the junction temperature of III-nitride light emitting diodes using electro-luminescence shift," *Phys. Status Solidi A*, vol. 202, no. 9, pp. 1869–1873, Mar. 2005.
- [26] Y. K. Fukai, Y. Matsuoka, and T. Furuta, "Measuring the junction temperature of AlGaAs/GaAs heterojunction bipolar transistors using electroluminescence," *Appl. Phys. Lett.*, vol. 63, no. 3, pp. 340–342, May 1993.
- [27] S. M. Sze and M. K. Lee, *Semiconductor Devices: Physics and Technology*, 3rd ed. Hoboken, NJ, USA: Wiley, 2010, pp. 106–107.
- [28] J. Nelson, *The Physics of Solar Cells*. Singapore: World Scientific, May 2003.
- [29] R. F. Pierret, *Semiconductor Device Fundamentals*. New Delhi, India: Pearson Education, 1996.
- [30] D. A. Neamen, *Semiconductor Physics and Devices: Basic Principles*. New York, NY, USA: McGraw-Hill, 2012.